

# 1. Logic functions

Date... 09/02/19.

## (1) Basic properties of logic switching algebra:-

→ There are only two var. 0 & 1 (also called Boolean var) in switching algebra.

### Basic properties:-

#### (i) Idempotency:-

$$\rightarrow x \cdot x = x$$

$$\rightarrow x + x = x$$

$$\rightarrow x + 1 = 1$$

$$\rightarrow x + 0 = x$$

$$\rightarrow x \cdot 0 = 0$$

$$\rightarrow x \cdot 1 = x$$

↗ dual

↘ dual

#### (ii) Commutativity:-

$$\rightarrow x + y = y + x$$

$$\rightarrow xy = yx$$

↗ dual

#### (iii) Associativity:-

$$\rightarrow (x + y) + z = x + (y + z)$$

$$\rightarrow (x \cdot y) \cdot z = x \cdot (y \cdot z)$$

Both OR & AND are as well as left and Right associative

#### (iv) Complementation:-

$$\rightarrow x + \bar{x} = 1$$

$$\rightarrow x \cdot \bar{x} = 0$$

#### (v) Distributivity:-

' $\cdot$ ' is distributive over '+'

$$\rightarrow x(y + z) = xy + xz$$

'+' is distributive over ' $\cdot$ '

$$\rightarrow x + yz = (x + y)(x + z)$$

\*\*\*

→ Every pairs are dual, i.e.  $\cdot \rightarrow +$ ,  $+ \rightarrow \cdot$ ,  $1 \rightarrow 0$  &  $0 \rightarrow 1$ . in all the above properties.

Spiral

## (2) Switching expressions & simplifications:-

Date.....

Switching expressions:- It is a finite no. of comb<sup>n</sup> of switching variables & constants  $\{0, 1\}$  by means of switching ops<sup>n</sup>s. (+, ·, NOT).

ex:-  $x + \bar{x}y\bar{z} + x\bar{z}$ . (no. of literals = 6)  
(no. of var = 3)

⇒ Literals:- Any var. which is present in switching exp. either in its true form or complemented form.

→ ~~#~~ Since these switching expressions are realised to circuits by using gates, thus our main aim is to simplify the switching expressions to make circuit eff<sup>n</sup>.

### # Properties for simplifying switching expression:-

(i) Absorption:-  $x + xy = x$  ~~\*\*\*~~

⇒  $x \cdot 1 + xy \Rightarrow x(1+y) = x$  ~~it's done~~

$x \cdot (x+y) = x$

(ii)  $x + x'y = x + y$  ~~\*\*\*~~  $\xrightarrow{\text{dual}}$   $x \cdot (\bar{x} + y) = xy$

⇒  $(x+x')(x+y) \Rightarrow (x+y)$   $\left. \begin{array}{l} \text{using distributivity} \\ \text{ie. '+' is distributive} \\ \text{over 'o' } \end{array} \right\}$

~~\*\*\*\*\*~~  
(iii) Consensus theorem:-

$xy + \bar{x}z + yz = xy + \bar{x}z$

**Spiral**

If an exp. 'x' <sup>AND</sup> concatenated with two exp. y & z once with its true form & other by its false form then (yz) is redundant.

proof:-

$$\Rightarrow xy + \bar{x}y + yz(x + \bar{x})$$

$$\Rightarrow xy + \bar{x}y + yz x + yz \bar{x} \Rightarrow xy(1+z) + \bar{x}y(1+z)$$

$$\Rightarrow y \boxed{xy + \bar{x}z}$$

ex:- simplify:-

$$(i) (x'y'z + yz + xz) \Rightarrow z(\bar{x}\bar{y} + x + y)$$

$$\Rightarrow z(\bar{x}\bar{y} + x\bar{y} + xy + y)$$

$$\Rightarrow z \left( \frac{\bar{x}\bar{y} + x\bar{y}}{\bar{y}} + \frac{xy + y}{y} \right)$$

on switching exp:-

$$\left. \begin{array}{l} \text{if } x+y = z \Rightarrow (y=z) \\ \text{if } x \cdot y = z \Rightarrow (x=z) \end{array} \right\} \begin{array}{l} x \\ y \\ z \end{array}$$

(3) Demorgan's law & simplification:-

$$(i) \overline{(\bar{x}\bar{y})} = \overline{(\bar{x} + \bar{y})} \quad (ii) \overline{(x+y)} = \overline{(x \cdot y)}$$

Demorgan's → To get the complement of an exp.

$$f(a, b, c, \bar{z}, 0, 1, \cdot, +)$$

$$\bar{f} = \bar{f}(a, b, c, \bar{z}, 1, 0, +, \cdot) \Rightarrow \text{Complement of } f$$

→ (dual of  $f$ )  $\Rightarrow f_{\text{dual}} = H(a, b, c, \bar{z}, 1, 0, +, \cdot) \Rightarrow \text{Only } 1 \rightarrow 0$

Apart from literals everything is complemented  
xxx

ex:-  $f = \bar{x} + \bar{y} \Rightarrow \bar{f} \Rightarrow (x \cdot y)$

$$\Downarrow \bar{f} = \bar{x} \cdot \bar{y}$$

ex: Simplify

$$\Rightarrow (x+y)(x'(y'+z'))' + x'y' + x'z'$$

$$\Rightarrow (x+y)(x'(x \cdot y))' + x'(y'z')$$

$$\Rightarrow (x+y)((x+xy))' + (x+y'z')$$

$$\Rightarrow (x+y)(x) + (x+y'z)'$$

(1)  $\Rightarrow$  final answer

$$x + ((x+y)(x+z))'$$

$$\Rightarrow x + x \cdot (y'z)$$

$$\Rightarrow x + x(x+y)$$

$$\Rightarrow x(x+x) + x \cdot y'z$$

$$+ x(y'z + y'z) + x \cdot y'z$$

$$\Rightarrow x(1) + x \cdot y'z$$

$\Rightarrow$

### Q9) Switching functions:

$\rightarrow$  Every Boolean switching expressions can act as switching func<sup>n</sup> which gives some set of o/p for some set of i/p.

$\rightarrow$  Switching function (or Boolean func<sup>n</sup>) can have only two values 0 & 1.

# Every func<sup>n</sup> can be represented in canonical form.

Canonical form:- ORing of all the terms where func<sup>n</sup> produces o/p 1.

$$\text{ex: } f = \bar{a}bc + a\bar{b}\bar{c}$$

Spiral

(5) Canonical sum of products:-

# Min-term:- A product term which contains each of 'n' variables as factors either in complemented or uncomplemented form is called a min-term.

→ A min-term gives the value '1' for exactly one comb<sup>n</sup> of the variables.

→ The sum of all min-terms of 'f' for which 'f' assumes '1' is called Canonical sum of products or disjunctive normal form.

OR

(It means each term is min-term in sum of product.)

ex:-

a	b	c	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$$f = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + abc$$

Canonical sum of Product

or

$$f = \sum (1, 2, 4, 6)$$

(6) Canonical product of sums:-

# Max-term:- A sum term which contains each of 'n' vars as factors either in complemented or uncomplemented form is called a max term.

→ A Max term gives the value '0' for exactly one comb<sup>n</sup> of variables.

Spiral

→ The product of all max terms of 'f' for which 'f' assumes '0', is called canonical product of sums or Conjunctive normal form.

⇓  
~~(AND)~~  
 (AND)

ex: SOP for previous ex

~~Canno~~  $f = (\bar{a} + \bar{b} + \bar{c})(\bar{a} + b + c)$

$$f = (a + b + c)(a + \bar{b} + \bar{c})(\bar{a} + b + c)(\bar{a} + \bar{b} + \bar{c})$$

⇓  
Canonical POS.

Write every term by complementing <sup>the</sup> variables  
 ex: for (0, 0, 0) ⇒ (a + b + c)

because for  $\bar{a} + \bar{b} + \bar{c}$  it is  $1 + 1 + 1 = 1$   
 not 0

or

$$f = \Pi(0, 3, 5, 7)$$

(7) Examples of canonical forms:-

ex:  $f(x, y, z) = x'y + z' + xy z$  Convert it to canonical SOP.

$$f(x, y, z) = x'y(z' + z) + (x' + x)(y + y')z' + xy z$$

$$\rightarrow x'y z' + x'y z + x'y z' + x'y' z' + x y z' + x y' z' + xy z$$

Spiral

Remove the repeating terms

⇓  
 Canonical SOP

$$\Rightarrow \sum(0, 2, 3, 6, 7)$$

$$\& \Pi(1, 5)$$

~~xxxx~~  
 (7) By converting a minimal exp to canonical form no. of literal  $\uparrow$ , why are we  $\uparrow$  the no. of ~~min~~ literal instead of  $\downarrow$  it?

$\Rightarrow$  When we are using a already built circuit, for use, then there must exist pins for all the minterms; while designing a new a circuit from the ~~scrap~~ scratch we need a minimized circuit.

(8) Functional properties:-

(i) The canonical sop or pos form of a switching func<sup>n</sup> is unique.


(ii) Two switching func<sup>n</sup>s  $f_1(x_1, x_2, \dots, x_n)$  &  $f_2(x_1, x_2, \dots, x_n)$  are said to be logically equivalent iff both func<sup>n</sup>s have same value for each & every comb<sup>n</sup> of  $(x_1, x_2, \dots, x_n)$

(iii) Two switching func<sup>n</sup> are equivalent if their canonical pos or sop are identical.

(9) Number of functions:-

(Q) If there a 'n' boolean variables then how many boolean func<sup>n</sup>s are possible.

$\Rightarrow$  so, total mapping:-



func <sup>n</sup>	1	2	3	...	n

} 2<sup>n</sup> (rows)  
or

~~xxxx~~  
 Total func<sup>n</sup>s possible =  $2^{2^n}$

(Q) NO. of <sup>boolean</sup> functions for  $n$ -ternary variables.

⇒ Every variable can take 3-values.

⇒ total rows (or elements) as i/p =  $3^n$

$$\text{So, } \boxed{\text{total } \supset \text{boolean } \text{funcs} = 2^{3^n}}$$

(Q) for  $n$ -~~ternary~~  $k$ -ary variables then how many  $m$ -ary funcs are possible.

$$\Rightarrow \boxed{\text{Total elements as i/p} = k^n}$$

$$\boxed{\text{total o/p possible} = m}$$

$$\text{So } \boxed{\text{total funcs} = m^{k^n}} \quad \text{***}$$

ex: for 2-boolean var. how many boolean funcs are possible?

⇒  $2^{2^2} \Rightarrow 16$  funcs are possible

→ 16 Unique funcs

a	b	$f_1$	$f_2$	$f_3$	$f_{16}$
0	0	0	0	0	1
0	1	0	0	0	1
1	0	0	0	1	1
1	1	0	1	0	1

Neutral func<sup>n</sup>:- func<sup>n</sup> in which no. of min terms = max terms

(10) Counting no. of functions & neutral func<sup>n</sup>s:— Date.....

(Q) How many boolean func<sup>n</sup>s are possible with 3 var. such that there are exactly 3 min terms?

$\Rightarrow$   $\left. \begin{array}{c} a \quad b \quad c \\ \{ \cdot \\ \cdot \\ \cdot \} \end{array} \right\} \underline{2^3 \text{ elements}}$

Total functions possible =  $2^{2^3} \Rightarrow 2^8 \Rightarrow \underline{\underline{256}}$

$\rightarrow$  exactly 3 - min terms = only 3 i/p comb<sup>n</sup> should be given '1' others '0'

So, no. of func<sup>n</sup> =  $\underline{\underline{8C_3}}$

(Q) gn the prev. question At most 3 min terms

$\Rightarrow (8C_0 + 8C_1 + 8C_2 + 8C_3) \Rightarrow$  functions  
 $\Rightarrow$  no. of func<sup>n</sup>s with at most 3 min terms  
 $\Downarrow$   
exactly 0 min terms (exactly 1 min term)

(Q) How many neutral func<sup>n</sup>s are possible with 2-boolean variables?

$\Rightarrow$  no. of elements =  $2^2 = \underline{\underline{4}}$

total neutral func<sup>n</sup>s =  $4C_2 \Rightarrow \underline{\underline{6}}$  (no. of min terms = max terms)


so,  $\left. \begin{array}{l} \text{total no. of neutral function} \\ = \binom{n}{2} \end{array} \right\} \Rightarrow$  with  $n$  boolean var.

Spiral


(11.) Venn diagram representation:-

Date.....

(10) → Boolean functions can be represented using Venn diagram also.



(12) find the boolean func<sup>n</sup> that following Venn diagram represents:




- (a)  $A + A'B'C$
- (b)  $A + BC$
- (c)  $A + A'BC$
- (d)  $AB + C$

→  $(A'BC + ABC + AB + ABC) + (A'BC)$

→  $A + A'BC \Rightarrow A + BC$


ex:-



⇒ Even though this Venn diagram is meaningless it can be given in exams.

$f = ABC$

ex:-



$f = ABC + ABC$


{ This Venn diagram is also meaningless }

(12) Contact Representation:-

→ Every boolean func<sup>n</sup> can also be represented using Contact Representation (ie. serial or parallel contacts)


→ 'Serial' contacts performs 'AND' oper<sup>n</sup>. While 'parallel' contact performs 'OR' oper<sup>n</sup>.

ex:-



$$\Rightarrow f = A + BC$$

ex:-



$$\Rightarrow f = AB + \bar{A}\bar{B}$$

\*\*\*

→ Touching 'ON' means using the var. in its TRUE form & Touching 'OFF' means using the var. in complemented form.


Procedure to solve complex questions:-

- (1) Find the valid forward path
- (2) perform 'OR' among them.

# Forward path:- Any path starting from i/p & ending at o/p w/o forming cycle.

# Validity of forward path:- No path should contain a var. in both true & complemented form.

ex:- Identify the boolean exp. given by following circuit.



$$\Rightarrow F = AAB'C' + AABC + AABA + ABC + ABA + AC'A + \text{AC'CA}$$

↓  
Not valid

$$\Rightarrow AB'C' + ABC + AB + AC' \Rightarrow AB + (AB' + A)C'$$

$$\Rightarrow AB + AC' \Rightarrow \boxed{A(B + C')}$$

(13) Nested function:-

(Q) In the following simultaneous boolean exp. equation, what are the values of  $w, x, y, z$ .

$$\left. \begin{aligned} x + y + z &= 1 \\ xy + w'z' &= 0 \\ xw' + yz' &= 1 \end{aligned} \right\} \begin{array}{l} \text{(a) } 0001 \quad \text{(b) } 1101 \\ \text{(c) } 0101 \quad \text{(d) } 1000 \end{array}$$

$\Rightarrow$  Use substitution from options

(Q)  $f(A|B) = A' + B$  then find  $f(f(x+y, y), z)$ .

$$\Rightarrow \overline{(x+y)} + y = \bar{x}\bar{y} + y$$

$$\Rightarrow \overline{(x+y)} = f(x+y, y) \text{ (inner func.)}$$

$$f(\overline{(x+y)}, z) \Rightarrow \overline{(x+y)} + z$$

$$\Rightarrow \bar{x}\bar{y} + z$$

(14) Nand gate & properties:-

→ Complement of AND.

A	B	$\overline{A \cdot B}$ (or $\overline{A \cdot B}$ )
0	0	1
0	1	1
1	0	1
1	1	0

Properties:-

(i) Identity:-  $\overline{A \cdot A} = \overline{A}$  does not follow identity.

(ii) Commutative:-  $\overline{A \cdot B} = \overline{B \cdot A}$

(iii) Associativity:-  $\overline{A \cdot (B \cdot C)} \neq \overline{(A \cdot B) \cdot C}$  → It does not Associative.

(15) NOR gate & properties:-

A	B	$\overline{A \downarrow B}$ (or $\overline{A \downarrow B}$ )
0	0	1
0	1	0
1	0	0
1	1	0

properties:-

(i) Idempotent:-  $\overline{A \downarrow A} = \overline{A}$  } so it is not idempotent

(ii) Commutative:-  $\overline{A \downarrow B} = \overline{B \downarrow A}$  } It is comm.

(iii) Associative:-  $\overline{A \downarrow (B \downarrow C)} \neq \overline{(A \downarrow B) \downarrow C}$  } It is not associative

Spiral

(16) EX-OR gate & properties:-

Date.....

→ It is also called modulo '2' sum.

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

$$A \oplus B = \bar{A}B + A\bar{B}$$

ex:-  $1 \oplus 1 = 0, 1 \oplus 0 = 1$

Properties:-

(i)  $A \oplus A = 0 \Rightarrow$  (It is not idempotent)

(ii) Commutative

$$A \oplus B = B \oplus A \Rightarrow \text{It is commutative}$$

(iii) Associativity:-

$$A \oplus (B \oplus C) = (A \oplus B) \oplus C \Rightarrow \text{It is associative}$$

Check it by putting 0 & 1 in place of 'A'.

$$\bar{B \oplus C} = \bar{B} \oplus C = B \oplus \bar{C} \Rightarrow \text{Draw Truth table to find out}$$

(17) EX-NOR & Properties:-

→ It is negation of EX-OR.

$$A \odot B = A \oplus B$$

$$\& \quad A \odot B = \bar{A}\bar{B} + AB$$

A	B	$A \odot B$
0	0	1
0	1	0
1	0	0
1	1	1

properties:-

(i) Idempotent:-  $A \odot A = L$  { It is not idempotent }

(ii) Commutative:-  $A \odot B = B \odot A$  { It is Comm. }

(iii) Associative:-  $A \odot (B \odot C) = (A \odot B) \odot C$  { It is Associative }

~~xxx~~

$$A=0 \quad \left\{ \begin{array}{l} \text{LHS} \Rightarrow 0 \odot (B \odot C) \Rightarrow \overline{(B \odot C)} \\ \text{RHS} \Rightarrow (0 \odot B) \odot C \Rightarrow \overline{B \odot C} \end{array} \right. \Rightarrow \text{L.H.S} = \text{R.H.S}$$

$$A=1 \quad \left\{ \begin{array}{l} \text{LHS} \Rightarrow 1 \odot (B \odot C) \Rightarrow (B \odot C) \\ \text{RHS} \Rightarrow (1 \odot B) \odot C \Rightarrow B \odot C \end{array} \right. \Rightarrow \text{L.H.S} = \text{R.H.S}$$

So it is Assoc. since for both  $A=0$  &  $A=1$  LHS=RHS

$$\rightarrow \boxed{B \odot C = \overline{B \odot C} = B \odot \bar{C}}$$

$$\boxed{B \oplus C = \overline{B \oplus C} = B \oplus \bar{C}}$$

Spiral

This is the way to  
fastly check whether  
L.H.S = R.H.S or not

(18) Properties of EX-OR & EX-NOR:-

Date.....

- $\oplus = 1$  { for odd no. of 1's } \*\*\*
- $\odot = 1$  { for even no. of 0's } =

A	B	C	$A \oplus B \oplus C$	$A \odot B \odot C$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

For three var. \*\*\*

$$A \oplus B \oplus C = A \odot B \odot C$$



Since, when no. of 1's are ~~even~~ <sup>odd</sup> then no. of 0's will be ~~odd~~ <sup>even</sup> & vice versa.

because total no. of i/p are odd.

\*\*\*  
 → In case even no. of i/p's  $\Rightarrow \oplus = \odot$   $\Rightarrow$  (Complement of each other)

\*\*\*  
 → In case of odd no. of i/p's  $\Rightarrow \oplus = \odot$   $\Rightarrow$  (same)

\*\*\*  
 → In K-map's of EX-OR or EX-NOR 1's are only present at diagonals (ie. diagonal adjacency) & no. of min-terms = max-terms (ie. neutral funcs)



1's at where no. of 0's are even

Spiral


No. of min-terms = max-terms

(19) Minimum no. of gates req. for  
EX-OR & EX-NOR :-


(20) Min<sup>m</sup> no. of NAND & NOR gates req. to realise  
EX-OR and EX-NOR gates :-

(20) EX-OR :-

(i) Using NAND :-




(ii) Using NOR :-




EX-NOR :-

(i) Using NAND :-



(ii) Using NOR :-



(20) Functionally completeness :-

→ Manufacturers of circuits or gates try to make functionally complete circuits, because it by using those All the other functionality can be realised.

Functionally Complete operation :-

→ A set of operations said to be functionally complete (or universal) iff every switching function can be expressed by means of operations in it.

→ The set  $\{+, \cdot, \bar{\phantom{x}}\}$  are known to be functionally complete.   
 (Note:  $\bar{\phantom{x}}$  is Complement (or NOT))

→ The set  $\{+, \bar{\phantom{x}}\}$  (i.e. NOR) is said to be functionally complete.

→ The set  $\{\cdot, \bar{\phantom{x}}\}$  (i.e. NAND) is also functionally complete.

→ So, using NAND & NOR all the circuits can be designed/ manufactured.

Note:- A set is said to be functionally complete if we can derive a set which is already functionally complete.

(21) Example 1 on functional completeness :-

ex:-  $f(A, B, C) = A' + BC'$  is this functionally complete.

→ for this to be functionally complete, it must derive (NOT) & either 'OR' or 'AND'.

$$\Rightarrow \boxed{f(A, A, A) = \bar{A}} \quad (\text{replacing } B \& C \text{ with } A)$$

Spiral

we get NOT

→ To get Complement or NOT by replacing all var. with one var. for each var. if NOT is obtained then proceed else it is not functionally complete (since NOT can't be obtained) Date.....

Now, it seems deriving 'OR' is easy.

$$f\left(\underbrace{f(A,A,A)}_{\bar{A}}, B, \underbrace{f(B,B,B)}_{B'}\right) = (A')' + B(B')'$$

$\Rightarrow \boxed{A+B} \Rightarrow$  So, OR is derived.

→ So, 'f' is functionally complete. ~~f = OR~~

(22) Example 2 on functional completeness:-

ex:-  $f(A,B) = \bar{A} + B$  is it functionally complete?

$\Rightarrow f(A,A) = \frac{1}{2}$  ,  $f(B,B) = \frac{1}{2}$

~~$f(A,\bar{A}) =$~~

NOT is not obtained (Not functionally complete)

$f(A,0) = \bar{A}$  { So, only 'f' is not enough to get 'NOT', it need '0'.  
ie.  $(f,0) \Rightarrow \text{NOT}$  }

$$f(f(A,0), B) = (\bar{\bar{A}}) + B \Rightarrow \underline{A+B} \text{ (OR)}$$


→ So, it is not functionally complete because it needs the support of '0' to derive NOT. (It is partially functional comp.)

Partially functionally complete: A func<sup>n</sup> which takes support from '0' or '1' is called partially func. comp.

→ Complement form. of a var. can't be taken as i/p.

ex)  $f(\bar{A}, B)$

Date.....



(23) Example 3 on functionally Completeness:-

ex)  $f(A, B) = \bar{A}B$  is it func. complete?

⇒  $f(A, A) = 0, f(B, B) = 0$

so it's not functionally complete directly

$f(A, 1) = \bar{A}$  (NOT is obtained by the help of '1')

$f(f(A, 1), B) = \bar{A}B$  ('AND' is obtained)

so, this func<sup>n</sup> is partially functionally complete

(29) Example 4 on functionally Completeness:-

ex)  $f(A, B, C) = AB + BC + CA$

→  $f(A, A, A) = A, f(B, B, B) = B, f(C, C, C) = C$

→ This func<sup>n</sup> can't be derived from the ex complement (or NOT) since complement is not present in the exp.

so, it is not functionally complete.

(25) Example 5 on functional completeness Date.....

exr  $f(x,y) = \bar{x}y + x\bar{y}$  (EX-OR)

$\Rightarrow f(x,x) = 0, f(y,y) = 0 \Rightarrow$  Not directly functionally complete

$f(x,1) = \bar{x}$  } NOT is obtained with the help of '1' }

$f(x',y) = xy + \bar{x}\bar{y}$   
 $f(x,\bar{y}) = \bar{x}\bar{y} + xy$   
 $f(\bar{x},\bar{y}) = x\bar{y} + \bar{x}y$  } we are not obtaining either 'AND' or 'OR' }

$\rightarrow$  So, this func<sup>n</sup> is not functionally complete (ie. EX-OR)

(26) Example 6 on functional completeness:-

(Q) Any Boolean func<sup>n</sup> can be defined with which of the following oper<sup>n</sup>.

- (a)  $\oplus, \text{NOT}$  (b)  $\oplus, 1$  OR (c)  $\oplus, 1, \text{NOT}$  (d)  $\odot, 1, \text{NOT}$

~~⊕~~  
~~⊗~~  
~~⇒~~

By eliminating one var. by '1' or '0' we can only get 'NOT'. (because that will be only in one var.) but not 'OR' or 'AND' (ie)

exr  $\oplus, 1 \Rightarrow$  we can't get OR or AND

$\Rightarrow$   $f(x,1) = \bar{x}\bar{1} + x1 = \bar{x}$   
 $f(x,x) = \bar{x}\bar{x} + xx = 1, f(y,y) = 1$

$f(x,0) = \bar{x}$  (Using '0' we got NOT)

~~$\oplus, 1$~~   $\odot, 0 \Rightarrow \text{NOT}$

$$f(x, y) = \bar{x}y + x\bar{y} \quad , \quad f(x, \bar{y}) = \bar{x}y + \bar{y}\bar{x}$$

$$f(\bar{x}, \bar{y}) = \bar{x}\bar{y} + x\bar{y}$$

→ so, it is also not functionally complete

→ EX-OR & EX-NOR are not even partially functionally complete.

(27) Self dual functions:- (If func<sup>n</sup> & its dual are same)

→ A boolean func<sup>n</sup> is self-dual if:-

(i) It is neutral (no. of minterms = maxterms)

(ii) The func<sup>n</sup> does not contain two mutually excl. term.

ex:-

$$ABC \xrightarrow{\text{M.E term}} \bar{A}\bar{B}\bar{C}$$

$$AB'C \rightarrow A'B'C'$$

ex:-  $f(A, B, C) = AB + BC + CA$

$$f_d(A, B, C) = (A+B) \cdot (B+C) \cdot (C+A) \Rightarrow AB + BC + CA$$

$$f(A, B, C) = AB(C+C') + (A+A')BC + A(B+B')C$$

$$\Rightarrow ABC + ABC' + A'BC + AB'C \quad \left. \begin{array}{l} \rightarrow \text{no. of minterms} \\ = 4 \end{array} \right\}$$

$$\begin{array}{ccccccc} \downarrow \text{(M.E term)} & & \downarrow & & \downarrow & & \\ \bar{A}\bar{B}\bar{C} & & \bar{A}\bar{B}C & & A\bar{B}\bar{C} & & \bar{A}B\bar{C} \end{array} \rightarrow \text{these are not in func<sup>n</sup>}$$

$$\Rightarrow \text{Total no. of minterms in self dual func<sup>n</sup> = } 2^{n-1}$$

(29) NO. OF self dual functions :-

Date.....

ex:- for 3 variables:-

	A	B	C	f
0	0	0	0	
1	0	0	1	
2	0	1	0	
3	0	1	1	
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	1	1	1	

M.E. terms pairs  $\Rightarrow (0,7), (1,6), (2,5), (3,4)$

total self dual func<sup>n</sup> =  $2 \times 2 \times 2 \times 2$

$$\Rightarrow 2^4 = 16 \quad \left( 2^{2^{(3-1)}} = 2^4 \right)$$

$\Rightarrow$  for 'n' variables total pairs possible =  $(2^{n-1})$  & each pair has ~~two~~ '2' choices

$$\boxed{\text{Total self dual func<sup>n</sup> = } \cancel{2^{n-1}} = 2^{2^{(n-1)}}$$


(29) Self-dual functions are closed under Complementation:-

(Q) which of the functions are self dual.

(i)  $f(A,B,C) = \sum (0,2,3)$       (ii)  $f(A,B,C) = \sum (0,1,2,4)$

(iii)  $f(A,B,C) = \sum (0,1,6,7)$       (iv)  $f(A,B,C) = \sum (3,5,6,7)$

$\Rightarrow$  Since all are 3 var. func<sup>n</sup> so each self dual func<sup>n</sup> should have atleast  $\frac{2^n}{2}$  minterms (ie. 4.)



(i)  $\Rightarrow$  no. of minterms are 3

(ii)  $\Rightarrow$  1, 6 are present

~~(iii) & (iv)~~

(iii) & (iv) are complements of each other

Spiral

→ Duality is closed under complementation.

### (30) Introduction to electronic gates:-

#### Electronic gate N/Ds:-

- (i) Electronic gates generally receive voltages as inputs & produces voltages as o/p.
- (ii) The precise values of these voltages are not significant towards determination of logical oper<sup>n</sup> of gates.
- (iii) The significant point is that voltages are restricted to two ranges of values, high & low.
- (iv) Thus two valued variables may be used to represent these voltages.
- (v) If we assign associate constant '1' with high voltage & '0' with low voltage, it is called the logic system.
- (vi) If we associate '1' to low voltage & '0' to high' voltage it is called -ve logic system.

→ By convention +ve logic system is used

Date.....

(31) positive & -ve logic systems:-

(Q) A gate which o/p is high voltage only when all i/p's are high & o/p is low voltage otherwise. How does this gate behave in +ve logic & -ve logic?

⇒

A	B	A o/p B	A o/p B
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

It behaves as OR gate ⇒ +ve logic syst.

in +ve logic syst. (It behaves as AND gate)

→ +ve & -ve logic systems are duals of each other. (NOT Complements)

(32) Gate 2016 question on boolean algebra:-

(Q) Let  $x_1 \oplus x_2 \oplus x_3 \oplus x_4 = 0$  where  $x_1, x_2, x_3, x_4$  are boolean var. and  $\oplus$  which is true (always)?

- (a)  $x_1 x_2 x_3 x_4 = 0$
- (b)  $x_1 x_3 + x_2 = 0$
- (c)  $\bar{x}_1 \oplus \bar{x}_3 = \bar{x}_2 \oplus \bar{x}_4$
- (d)  $x_1 + x_2 + x_3 + x_4 = 0$

⇒ the exp. will have either 0 → 1's, 2 → 1's, 4 → 1's

xxx

$$\bar{x}_1 \oplus \bar{x}_3 = x_1 \oplus x_3$$

try with all 3 Combs

(83) Gate 2016 question on gray code  
 func<sup>n</sup> :-

(Q) Consider nos. represented in 4-bit gray code.

Let  $h_3 h_2 h_1 h_0$  be the gray code representation of a no. 'n' &  $g_3 g_2 g_1 g_0$  be the " " of  $(n+1)$  modulo 16 value of the no. which of the following func<sup>n</sup> is correct?

(a)  $g_0(h_3 h_2 h_1 h_0) = \sum (1, 2, 3, 6, 10, 13, 14, 15)$

(b)  $g_1(h_3 h_2 h_1 h_0) = \sum (9, 9, 10, 11, 12, 13, 14, 15)$

(c)  $g_2(h_3 h_2 h_1 h_0) = \sum (2, 4, 5, 6, 7, 12, 13, 15)$

(d)  $g_3(h_3 h_2 h_1 h_0) = \sum (0, 1, 6, 7, 10, 11, 12, 13)$

## 2. Minimization

(1.) Introduction to minimization of Boolean exp. - Date.....

→ While simplifying a switching  $f(x_1, x_2, \dots, x_n)$ , our aim is to find an expression  $g(x_1, x_2, \dots, x_n)$  which is equiv. to 'f', which minimizes some cost criteria.

Criteria to determine minimal cost:-

- (i) Min<sup>m</sup> no. of appearances of literals.
- (ii) Min<sup>m</sup> no. of literals in sop or pos expression.
- (iii) Min<sup>m</sup> no. of terms in sop expression, provided that there is no other such expression with the same no. of terms & fewer literals.

(2) Redundant or irreducible expressions:-

ex:  $f(x, y, z) = x'yz' + x'yz' + xy'z' + x'yz + xyz + xy'z$

method-1

$$\Rightarrow \cancel{x'yz'} + \cancel{x'yz} + xy'z' + yz + xy'z$$

$$\Rightarrow (x' + xy')z' + (y + xy')z$$


$$\Rightarrow ((x' + x)(x' + y'))z' + ((y + y')(y + x))z \quad (\text{distributing '1' over '0'})$$

$$\Rightarrow \boxed{x'z' + y'z' + yz + xz} \Rightarrow \text{redundant or irreducible exp.}$$

method-2

$$\Rightarrow \boxed{\cancel{x'yz'} + xy' + yz} \Rightarrow \text{by combining each two terms}$$

redundant or irreducible (can't be simplified further)



Date.....

Irreducible exp. does not implies that it is minimal (as done in method 1).

There could be many minimal forms for ~~one~~ one ~~boolean func<sup>n</sup>~~ any ~~any~~ any expression.

Irredundant or Irreducible expression:-

→ An sop expression from which no term or literal can be deleted w/o altering its logical value.

(3) K-Map introduction:-

→ So, to avoid hectic algebraic computation, k-map is used for simplification.

→ The map method provides a systematic method for combining terms & deriving minimal exp.

→ A K-map is modified form of a truth table in which the arrangement of comb<sup>n</sup> is particularly convenient for minimization.

→ Every 'n' vari. map consists '2<sup>n</sup>' cells representing all possible comb<sup>n</sup> of variable (i.e. minterms)

→ The func<sup>n</sup> value associated with a particular comb<sup>n</sup> is entered in the corresponding cell.

Cyclic code is used in the comb<sup>n</sup> as column & row heading. (i.e. only one <sup>bit</sup> ~~value~~ changes b/w two adjacent cells)  
 ↓  
Cyclic codes

→ Because of these codes, two cells which have a common side correspond to combinations that differ by the value of just a single variable.

→ These two cells play a major role in simplification process. Because they can be combined by means of rule  $A\bar{A} + A\bar{A}' = \underline{A}$

4 # 4 variable K-map:-


	$w/x$	00	01	11	10
$y/z$	00	0	4	12	8
	01	1	5	13	9
$y/z$	11	3	7	15	11
	10	2	6	14	10

$f(w, x, y, z)$

(4) simpli. K-Map Simplifications:-

# Simplifications & minimization of functions using K-Map:-

(1) A collection of  $(2^m)$  cells, each adjacent to 'm' cells of collection is called a subcube & the subcube is said to cover these cells.



subcube (collection of  $2^2$  cells)  
& each cell is adjacent to  $2^1$  cells

(2) Each subcube can be expressed by a product containing 'n-m' literals, where 'n' is no. of var. on which func<sup>n</sup> depends.

**Spiral**


→ By doing this (ie. forming the subcubes) the no. of literals is reduced by  $m$ .

Any cell can be included in as many subcubes as desired.

→ A func<sup>n</sup> 'f' can be expressed as sum of those product terms, which corresponds to subcubes necessary to cover all its '1' cells.

→ The no. of product terms in the expression, for 'f' is equal to the no. of subcubes, while the no. of literals in each term is determined by size of corresponding subcubes.

→ Therefore to obtain a minimal expression, we must cover all '1' cells with min<sup>m</sup> no. of subcubes such that each subcubes are as large as possible.




Largest subcube → size ?

$$f(x, y, z) = (\bar{z}y + xz)$$

(5) Examples on K-map:-

$$f(w, x, y, z) = \sum (1, 5, 6, 7, 11, 12, 13, 15)$$



→ All the blank cells are 0's & are counted for sum prod. pos form.

$$\bar{w}\bar{y}z + w\bar{x}y + y\bar{w}x + w\bar{y}z + wxz$$

It is not req.


(6) Covering functions:-

~~Implications:-~~

→ For A switching func<sup>n</sup>  $f(x_1, x_2, \dots, x_n)$  is said to cover  $g(x_1, x_2, \dots, x_n)$  denoted by "f is superset of g" if 'f' assumes true value whenever 'g' does.

ex:-

A B	g	f
0 0	0	1
0 1	1	1
1 0	0	0
1 1	0	0



→ If "f covers g" & simultaneously "g covers f" then f & g are equiv.

ex:- How many func<sup>n</sup>s are possible which cover 'g'?

ex:-

A B	g	f
0 0	0	0, 1
0 1	1	1
1 0	0	0, 1
1 1	0	0, 1

Two possibility for each except at 1

Total = 8 func<sup>n</sup>s are possible which can cover g.

→

If 'g' has 'x' min terms & 'g' is a func<sup>n</sup> of 'n' variables then no. of functions covering 'g' is

$$2(2^n - x)$$

ex:-  $f(w, x, y, z) = wx + yz$  then how many functions are covering f?

~~Let's~~

→ NO. of minterms possible for  $f = 2^4 = 16$

$$f(w,x,y,z) = \overset{w}{1} \overset{x}{1} \text{---} + \text{---} \overset{y}{1} \overset{z}{1}$$

$$\rightarrow 1100 + 1101 + 1101 + 1111 + 0011 + 0111 + 1011 + 1111$$

→ So, total 7 minterms repeated

'f' is containing max-terms =  $16 - 7 = 9$

So, total funcs covering  $f = 2^9$  (No. of powerset)

(7) Implicants & prime implicants:-

→ If "f covers g" then 'g' is said to imply 'f'.  
 $(g \rightarrow f)$  (NOT  $f \rightarrow g$ ) (on 'g' is an implicant of 'f')


↓  
 (Whenever 'g' is true 'f' is also true)

ex:  $f(a,b,c) = ab + c$

a	b	c	$f_1 \Rightarrow ab$	$f_2 \Rightarrow c$	$f = ab+c$
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	0	0	0
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	1	1

⇒  $f \supseteq (f_1 \& f_2)$   
 ↓  
 So,  $f_1$  &  $f_2$  are implicants of f

Spiral



$f = abc$

So, every subcube is an implicant.

prime implicant:-

→ An implicant 'p' of a func<sup>n</sup> 'f' is said to be prime implicant if


- (i) 'p' is a product term (ie. subcube)
- (ii) Deletion of any literal from 'p' results in a new product which is not covered by 'f' (ie. a subcube cannot be part of any other subcube).

~~xxx~~


→ A subcube is called <sup>essential</sup> prime implicant if it is not a part of any other prime implicant.

(8) Essential prime implicant:-


→ A prime implicant 'p' of a func<sup>n</sup> 'f' is said to be an essential prime implicant, if it covers at least one min term of 'f' which is not covered by any other prime implicant.





for minimizing only use EPI.



so, only PI of size '4' is essential.



(All 4 PI of size '2' are EPI)



→ last two examples are called examples of cyclic k-maps.

(if all PI are of same size (at least 2) & each PI are covered by at least '2' PI & no EPI)

(9) procedure for obtaining minimal sop:-

- (i) Determine all EPI & include them in the minimal sop
- (ii) Remove from list of PI all those which are covered by EPI
- (iii) If the set determined in step 1 covers all the minterms of 'f' then it is unique minimal expression. Otherwise select the additional prime implicants, so that the func<sup>n</sup> 'f' is covered completely & the total no. & size of PI added are minimal.

\*\*\*

→ Sometimes when the question is complex directly finding out essential PI & ~~min~~ minimal sop is bit difficult so, we'll use PI-table for that. (It will also give us ~~min~~ no. of minimal sop.)

ex:-

		WX			
	YZ	00	01	11	10
00				1	
01		1	1	1	
11			1	1	1
10			1		

~~f = WXZ +~~

f = Σ (1, 5, 6, 7, 11, 12, 13, 15)

PI-table:-

The minterms which are covered by corresponding PI

⇒ All the minterms

		1	5	6	7	11	12	13	15
all the prime implicants	W <sup>-</sup> Y <sup>-</sup> Z	1							
	WX <sup>-</sup> Y						1	1	
	WY <sup>-</sup> Z					1			1
	WXY			1	1				
	XY		1	1	1			1	1

XY is not EPI & all the minterms are covered by EPI

So,  $f = W\bar{Y}\bar{Z} + WX\bar{Y} + WY\bar{Z} + WXY \Rightarrow (No + XY)$

→ After filling out the values in pi table go to each column (ie. each minterm) & check if  $0$  is present in only one row, then that PI is essential & the minterms which are part of that PI (which is essential need not be checked)

→ Once all the minterms are covered then stop the procedure & the remaining pi are not essential, & those  $\pi$  which are found to be essential are the only  $\pi$  EPI.

→ Even after including all EPI if some minterms are left then we need to take the pi to cover those minterms (in this case we can get more than one minimal sop, depending on what we're choosing)

(Note: Only use this if very necessary)

(10) Minimal SOP example:-

(Q) Which of the following sop pi are essential

(a)  $B'C, A'B$ , (b)  $A'C, A'B$  (c)  $A'B, AB'$  (d)  $A'B, AB', B'C$

	$AB$	00	01	11	10
0			1	1	
1	1	1	1	1	

→ total 4 pi

⇒  $\bar{A}B$  &  $A\bar{B}$  are two EPI. (only these two cover the minterms which are not covered by any other pi)

(ii) How many minimal SOPs are possible? (in previous ex)

⇒

	1	2	3	4	5
$\bar{A}B$		1	1		
$A\bar{B}$				1	1
$\bar{A}C$	1	1	1	1	
$BC$	1	1			1

{ even though for this question PI-table is not req. & but we are doing it }

→ Minterms ⇒ 2, 3, 4, 5 are covered only by

⇒ Only minterms 2, 3, 4, 5 are covered by EPI & not 1

⇒ So, 1 can be covered by  $\bar{A}C$  or  $BC$ , so to

⇓

Thus, total 2 minimal SOP are possible

$$(\bar{A}B + A\bar{B} + \bar{A}C) \text{ OR } (\bar{A}B + A\bar{B} + BC)$$

(ii) Minimal POS:-

→ for finding minimal POS make subcubes of 0's.

→ while writing the expression for ~~PI~~ PI of pos. (0 for 0's. use +ve form & for 1's use complemented form).

ex:-  $f(x, y, z) = \sum (5, 6, 9, 10)$  find minimal SOP

	00	01	11	10
00	0	0	0	0
01	0	1	0	1
11	0	0	0	0
10	0	1	0	1

all PI are essential

$$f = (y+z) (\bar{y}+\bar{z}) (w+x)(\bar{w}+\bar{x})$$

Spiral

$$SOP = wx\bar{y}\bar{z} + \bar{w}x\bar{y}\bar{z} + w\bar{x}y\bar{z} + \bar{w}\bar{x}y\bar{z}$$

Unique pos

# Complement of a func<sup>n</sup>:- Replace 0's with 1's & vice versa in k-map to get the complement of a func<sup>n</sup>.

→ Convert Min-terms to max-terms

(\*) for previous example minimal sop & pos are:-

$$F' = \prod (0, 5, 6, 9, 10)$$

$$\text{sop} = \bar{y}\bar{z} + \bar{w}\bar{x} + wx + yz$$

$$\text{pos} = (w+\bar{x}+y+\bar{z})(\bar{w}+x+y+\bar{z})(w+\bar{x}+\bar{y}+\bar{z})(\bar{w}+x+\bar{y}+\bar{z})$$

→ for complementation, for pos complement sop  
for sop complement pos  
(changing + to .)

(12) Examples on minimal pos:-

ex:- find the no. of literals in min. pos & sop for  $f(w,x,y,z) = \prod (1, 5, 6, 7, 11, 12, 13, 15)$

⇒

		wx			
		00	01	11	10
y\z	00	1	1	0	1
	01	0	0	0	1
	11	1	0	0	0
	10	1	0	1	1

minimal pos ⇒  
4 EP2 (out of 5)

$$(w+y+\bar{z})(\bar{w}+\bar{x}+y)(w+\bar{x}+\bar{y})(\bar{w}+\bar{y}+\bar{z})$$

no. of literals = 12

Minimal sop:-

→ Only for EPI (of size 2) (the subcube of size 4 is not a EPI)

Minimal sop:-

$$\bar{w}\bar{y}\bar{z} + w\bar{x}\bar{y} + \bar{w}x\bar{y} + w\bar{y}\bar{z}$$

$$\text{no. of literals} = 12$$

(13)

Introduction to Don't Cares:-

→ for converting BCD to Excess 3, we need only numbers 0 to 9 (i/p) & o/p (3 to 12) in Excess 3.

⇓  
(Because the i/p is in decimal no. system)

→ for <sup>BCD</sup> 10 to 15 (since 4 bits are used for BCD) ~~the~~ we DON'T CARE. (Don't cares are used in K-map)

$$\text{ex:- } w = \sum (5, 6, 7, 8, 9) + \emptyset (10, 11, 12, 13, 14, 15)$$

Don't care combinations:-

→ A func<sup>n</sup> is said to be completely specified if it is given 0 (or) 1 for every combination of i/p variables. There exists some functions which are not completely specified.

→ Combinations for which the value of a func<sup>n</sup> is not specified are called Don't care combinations.

→ The value of a func<sup>n</sup> for such comb<sup>n</sup> is denoted by '0' or '1'.

→ Since each don't care comb<sup>n</sup> represents two values {0,1}, an incompletely specified func<sup>n</sup> containing k-don't care comb<sup>n</sup>s, corresponds to a class of  $2^k$  distinct functions. (don't cares can be 0's or 1's depending on situation)

ex: 

a	b	f
0	0	1
0	1	1
1	0	∅
1	1	∅

⇒ The single func<sup>n</sup> 'f' can represent a class of  $2^2 = 4$  functions

f <sub>1</sub>	f <sub>2</sub>	f <sub>3</sub>	f <sub>4</sub>
1	1	1	1
1	1	1	0
0	0	∅	1
0	1	0	1

⇒ (Representation of f<sub>q</sub> is easy) <sup>realisation</sup>

→ Our task is to choose a func<sup>n</sup> having minimal representation out of these  $2^k$  functions

→ We could assign a '0' or '1' to a don't care comb<sup>n</sup> in such a way to increase or decrease size of a subcube:

~~xxx~~  
→ Don't cares are changed to '1' to ↑ the size of subcube (only if it is possible) in case of minterms but it does not form a larger subcube then leave don't cares (∅) as it is.

ex: 

1	1
∅	1
∅	∅

only make this ∅ as '1'  
Spiral  
don't make this ∅ as '1'

\*\*\* → There should not be any subcube which, only consists of don't cares (X). (because don't care need not be implemented.)

(14) Examples on don't care - set 1 :-

ex:-  $w = \Sigma(5, 6, 7, 8, 9) + \emptyset(10, 11, 12, 13, 14, 15)$

$y_3 \backslash wx$	00	01	11	10
00			0	1
01		1	0	1
11		1	0	0
10		1	0	0

↓  
 ⇒  $(2^6$  class of functions are possible.)

$w = (w + xz + xy)$

(15) Examples on don't care → set 2.2 :-

ex:-

$yz$	$wx$	00	01	11	10
00			1	1	
01	X				1
11	X				
10		1	1		X

$f = x\bar{z} + \bar{x}z$


\*\*\*  
(17) Examples on don't care → set 2.3 :-

$xy$	$zw$	00	01	10	11
00		X	1		1
01			1	X	
11		1	X	X	
10		X			X

EPI  $f = \bar{w}\bar{y} + \bar{z}w\bar{x} + \bar{z}\bar{w}x$

**Spiral** \*\*\* This one will be used because it requires 3 literals while if we ~~use~~ 4-sized subcube then to cover remaining 1 we'll need 3 more literals (total 5)


(18) Examples on don't care set 2<sup>09</sup> :-



⇒ EP1, are able to cover all the 1's (minterms)

$$f = \overline{a}\overline{d} + \overline{b}\overline{d}$$

~~xxx~~  
(20) Examples on don't care set 3 :-



(Q) which func<sup>n</sup> doesn't imp<sup>r</sup> implement the k-map

- (a)  $(w+x)y$     (b)  $xy+yw$   
(c)  $(w+x)(\overline{w+y})$     (d)  $(\overline{x+y})$     ~~(d) none~~

⇒ SOP =  $xy + yw \Rightarrow (w+x)y$

~~POS =  $(y+\overline{w})(\overline{z+y})(x+w)$~~     POS =  $(y+\overline{w})(\overline{z+y})(\overline{x+w})$


POS =  $y(w+x)$  (minimal)

POS =  $(w+x)(\overline{w+y})(\overline{x+y}) \Rightarrow$  (This can also be ~~done~~ implemented)

→ They are not asking about minimal, its just whether it can be implemented or not.

(21) Finding minimal Expressions:-

(Q) How many minimal exp. are possible?



Draw PI chart:-

	0	1	2	5	7	8	9	10	13	15
$\overline{B}\overline{D}$	1	0	1		0	1	0	1		
$\overline{B}C$	1	1				1	1			
$\overline{C}D$		1		1	1		1		1	1
$BD$				1	1				1	1


only 1 & 9 are not covered by EPI

$$f = \overline{B}\overline{D} + BD + \overline{B}C$$

$$f = \overline{B}\overline{D} + BD + \overline{C}D$$

2 minimal exp. are possible

(22) Branching technique for minimizing cyclic functions:-



⇒ it is cyclic function

⇒ (all prime implicants are of same size & each min-term is covered by two PI)

→ There is no EPI

PI chart :-

	0	1	5	7	8	10	14	15
A = w'x'y'	1	1						
B = w'y'z'		1	1					
C = w'x'z			1	1				
D = xyz				1				1
E = wxy							1	1
f = wyz'						1	1	
G = wx'z'					1	1		
H = x'y'z'	1				1			


→ Since each column contains two entries & no EPI, so choose any one column & include in minimal exp. & Reduce the table (by removing that Row & corresponding column)

Step-1 :- include 'A' in minimal sop & ~~delete~~ Reduce the table

	5	7	8	10	14	15
B = w'x'z'	1					
C = w'x'z	1	1				
D = xyz		1				1
E = wxy				1	1	
f = wyz'				1	1	
G = wx'z'		1	1			
H = x'y'z'		1				

M SOP = A + ...

Now, B is completely covered by C & also H is covered by 'G' i.e. (B → C & (H → G)), so B & H can be removed.



→ B & H are removed because a smaller implicant **Spiral** which is a part of bigger PI & thus the smaller implicant can't be a part of PI.

Step-2:-

	5	7	8	10	14	15
$C = W'XZ$	1	1				
$D = XYZ$		1				1
$E = WXY$					1	1
$F = WYZ'$				1	1	
$G = WXZ'$			1	1		

Now, for this table 'C' & G are prime PI.

So

$$MSOP = A + C + G$$

Now, Minterms 14 & 15 are covered by 'E' completely  
 (They are also covered by D & F but they will not be included because for that two PI will be needed thus ↑ no. of literals)

So, find  $MSOP = A + C + G + E$   
 $\Rightarrow [W'X'Y' + W'XZ' + WXZ' + WXY]$  \*\*

ex:-

	00	01	11	10
0	1	1	1	1
1		1	1	1


⇒ cyclic func<sup>n</sup>  
 (do it by your own)  
 while revising

⇒ Ans =  $[X'Z' + YZ + XY]$  } by first removing  $X'Z'$  PI } =

(23) Implicant & PI diff:-

ex:- Which of the following can be a PI of a func<sup>n</sup>  $f(A, B, C)$


- (a)  $ab + c$  (b)  $bc + a$  (c)  $ac + b$  (d)  $ab$




(all other are comb<sup>n</sup> of two PI.)

ex:- Which of the following cannot represent PI set of  $f(A, B, C)$ .

- (a)  $\{ab, bc, ca\}$  (b)  $\{bc'a, ba, bc\}$   
 (c)  $\{a'b, b'c\}$  (d)  $\{a'b', ab\}$



(b)  
X



(Subcube inside a subcube can't be PI)

~~xxx~~

$\Rightarrow$  A bigger set & its subset can't be present together in PI set. (ie. both can't be PI).

(29) Converting a function into self dual:-

(Q) What min terms have to be added to make the following func<sup>n</sup> a self dual?

$$f(A, B, C, D) = A'BC + (A+C)D$$

$\Rightarrow$  Mutually exclusive min terms  $\Rightarrow$   $(0, 15), (1, 19), (2, 13), (3, 12), (4, 11), (5, 10), (6, 9), (7, 8)$

$$\Rightarrow A'BC(D+D') + A(B+B')C'D + (A+A')B(C+C')D$$

Spiral

$$A'BCD + A'BCD' + ABCD + AB'CD + A'BC'D + ABC'D$$

7          6          15          11          5          13

→ Any one of  $(1,14)$  or  $(3,12)$  can be added to make it self dual.

$(A'B'C'D'$  or  $ABCD')$  ~~or~~  $(A'B'CD$  or  $ABC'D')$

Any Comb<sup>n</sup> Out of 4 Comb<sup>n</sup> possible

(25) Combining functions having don't cares:-

(8) How many functions does  $f_1 \cdot f_2$  &  $f_1 + f_2$  represent?

$$f_1(a,b,c) = \sum (0,2,9) + \sum \emptyset (3,5,7)$$

$$f_2(a,b,c) = \sum (2,3) + \sum \emptyset (1,6,7)$$

⇒ The func<sup>n</sup>s are of 3-var. so total possible Comb<sup>n</sup>s are 8

	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
0	1	0	0	1
1	0	$\emptyset$	0	$\emptyset$
2	1	1	1	1
3	$\emptyset$	1	$\emptyset$	1
4	1	0	0	1
5	$\emptyset$	0	0	$\emptyset$
6	0	$\emptyset$	0	$\emptyset$
7	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$

$1 + \emptyset = 1$	$0 + \emptyset = \emptyset$
$\emptyset \cdot 1 = \emptyset$	$0 \cdot \emptyset = 0$

↓  
2<sup>2</sup> functions

↘ 2<sup>4</sup> functions

ex:- How many functions does  $f_1, f_2$  &  $f_1 + f_2$  represent?

$$f_1(w, x, y, z) = \sum (1, 3, 9, 5, 9, 10, 11) + \sum \emptyset (6, 8)$$

$$f_2(w, x, y, z) = \sum (0, 4, 9, 7, 8, 15) + \sum \emptyset (9, 12)$$

	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
0	0	1	0	1
1	1	0	0	1
2	0	1	0	1
3	1	0	0	1
4	1	1	1	1
5	1	0	0	1
6	$\emptyset$	0	0	$\emptyset$
7	0	1	0	1
8	$\emptyset$	1	$\emptyset$	1
9	1	$\emptyset$	$\emptyset$	1
10	1	0	0	1
11	1	0	0	1
12	0	$\emptyset$	$\emptyset$	$\emptyset$
13	0	$\emptyset$	0	0
14	0	0	0	0
15	0	1	0	1


$\downarrow$   $2^2$  functions  
 $2^2$  functions

(26) Prime implicants & Don't cares:-

(8) The no. of PI, EPI & redundant PI for the func<sup>n</sup>  
 $f(A, B, C) = \sum (2, 5, 6, 7)$


Redundant PI :- The PI which are covered by other EPI

Date.....



PI → 3
Red. PI → 1
EPI → 2

ex: A function  $f(A, B, C) = \sum (3, 5, 6)$  is minimized to  $(A+BC)$  then what are don't cares.



⇒ Don't cares are :- {4, 7}

(27) Number of minimal expressions:-

(Q) In a K-map it was found<sup>out</sup> that EPI are covering all terms except 2 min terms. Those two min terms are <sup>essential</sup> in turn covered by 3 non-existential PI. Each. what is the no. of minimal SOP expressions.

⇒ for each min terms 3 choices are available.

So, no. of minimal SOP exp =  $3 \times 3 \Rightarrow 9$


28) Beautiful question on PI-chart:-

Date.....

(Q) In a PI chart the representing a boolean exp.  $f(w,x,y,z)$ , column represent minterms & Row represent PI, identify P, Q, R, S & a, b.

	0	4	5	7	8	a	b
P	✓	✓					
Q	✓				✓		
R		✓	✓				
S			✓	✓		✓	✓

⇒ Q & S are EPI which are covering {minterms {0, 4, 7, 8, a, b}}



→ 'S' is covering 4 minterms

→ Minterms a & b could be (1,3) or (13,15)

$P = w'y'z'$   
 $Q = x'y'z'$   
 $R = w'xy'$   
 $S = xz$   
 $a = 13, b = 15$

→ Now, if a & b are (1,3) the P would never be a PI, so, (1,3) is not possible.

⇒ (13,15) is the value of 'a' & 'b'.

(29) Variable Enhant Maps (VEM)


→ It is similar to K-map but ~~inst~~ apart from 0's & 1's, variables could also be present.

FF Adv. :-

→ using a smaller <sup>VEM</sup> ~~K-map~~ we can represent more variable than same sized K-map.

ex:-  $f(A, B, C) = \sum(1, 2, 3, 5, 6)$

A	B	C	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



A	B	f
0	0	c
0	1	1
1	0	c
1	1	c'

(o/p written in terms of variable 'c')



Now, since this is a two var. func<sup>n</sup> we need only two var. k-map.

	B <sup>A</sup>	0	1	} using smaller k-map more var. can be represented.
0		c	c	
1		c	c'	

(80) Minimization using VEM:-

Steps:-

- (i) Set all the variables in cell as '0' & obtain the SOP.
- (ii) (a) Make one var. in the cell as '1' & obtain SOP by making earlier minterms (i's) as don't cares
- (b) Multiply the above SOP with the concerned var.
- (iii) Repeat the step '2' until all the var. in the cell are covered.
- (iv) SOP of VEM is obtained by ORing the previous SOP expressions.

ex:-

		AB			
	C	00	01	11	10
0		1	1	1	1
1		1	1	0	0

Consider 1 & 1' as separate variables

Step 1:-

		AB			
	C	00	01	11	10
0		0	1	1	1
1		0	1	0	0

Sop =  $\bar{A}B$

Step 2:-

		AB			
	C	00	01	11	10
0		1	0	0	0
1		1	0	0	0

for '1'

$\bar{A}$

		AB			
	C	00	01	11	10
0		0	0	1	1
1		0	0	0	0

for '1'

$A\bar{C}$

Step 3:- Sop =  $\bar{A}B + \bar{A}D + A\bar{C}\bar{D}$

(31) Example on VEM:-

(Q)  $f(A,B,C) = \sum (3,5,6,7)$  is realised by following VEM, then find P, Q, R, S.

b	a	

- (a)  $P=0, R=S=C, Q=1$
- (b)  $P=Q=0, R=C, S=1$
- (c)  $P=0, Q=R=C, S=1$
- (d) None

→

B \ A	0	1
0	0	C
1	C	1

VEM for f'

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

A	B	f
0	0	0
0	1	C
1	1	1

Minimisation

Step 1:-

B \ A	0	1
0	0	0
1	0	1

AB

Step 2:-

B \ A	0	1
0	0	1
1	1	1

(A+B)

SOP =  $AB + \cancel{AC} + BC$

Not the part of sol

(32) finding the free variables:-

(Q) How many variables are free in the expression denoted by the following K-map.

yz \ wx	00	01	11	10
00				
01	1			
11				
10		1	1	

$f = x\bar{z} + z\bar{x}$

two free variables (y & w)

(33) Relationship b/w minimal pos & sop  
in case of don't cares:  $\rightarrow$

ex:-

		wx			
		00	01	11	10
00		0	0	0	0
01		0	0	1	1
11		1	1	1	1
10		0	0	0	0

for minimal sop  $\rightarrow$   
 $\rightarrow$  Take the values of don't cares as 0's.

$$m\text{ sop} = \overline{w}z + yz$$

for minimal pos  $\rightarrow$   
 $\rightarrow$  Take the values of don't cares as 0's in this case also.

$$M\text{ pos} = \sum (w+y)$$

$\Rightarrow$  So, in this example both a minimal pos & sop in case of don't cares assumes the same value (ie. 0) of don't cares.

(34) Relationship b/w minimal pos & sop in case of don't cares  $\rightarrow$

ex:- let  $f(w,x,y,z) = \sum (1,2,3,5,13) + \sum \emptyset (6,7,8,9,11,15)$   
 & let  $f(w,x,y,z)$  be minimal sop &  $g(w,x,y,z)$  be the minimal pos. Are 'f' & 'g' identical?

$\rightarrow$

		wx			
		00	01	11	10
00					$\emptyset$
01		1	1	1	$\emptyset$
11		1	$\emptyset$	$\emptyset$	$\emptyset$
10		1	$\emptyset$		1

Minimal sop =  $(z + \overline{w}y)$

$$f = \sum (1,2,3,5,6,7,9,11,13,15)$$

Both minimal pos & sop will be independent of same number of variables if the function does not have any don't cares.

gn case of don't cares, func<sup>n</sup> is not unique Date.....

Y3	00	01	11	10
00	0	0	0	0
01	1	1	1	0
11	1	0	0	0
10	1	0	0	0

same as f

$$g = \sum (1, 2, 3, 8, 6, 7, 9, 11, 10, 15)$$

but if PI chosen are diff. :-

Y3	00	01	11	10
00	0	0	0	0
01	1	1	1	0
11	1	0	0	0
10	1	0	0	0

f & g not equal identical

$$g = \sum (1, 2, 3, 5, 13, 9)$$

so, 'f' & 'g' are not identical.

gn case of don't cares it's not always true that minimal pos & sop have same function

(35) Minimal expression represented by the map is free from (a) 1- var. (b) 2-variables (c) 3 variables (d) dependent on all

AB

CD	00	01	11	10
00	1	0	0	0
01	1	1	0	0
11	1	1	1	1
10	1	1	1	1

# for minimal pos:- sop:-  
(all the three PI are EP)

$$M SOP = (C + \bar{A}D) + \bar{A}\bar{B}$$

dependent on all var.

# for minimal pos:-

$$M POS = (\bar{A} + C)(B + \bar{C} + D)$$

dependent on all var.

xxxx

Date.....

(36) NO. of irredundant & minimal exp:-

ex:-

		AB			
	C	00	01	11	10
00		1	1		
01			1	1	
11				1	1
10					1

- (i) How many PI?
- (ii) " " EPI?
- (iii) " " Redundant PI?
- (iv) Minimal sop
- xxxx (v) How many minimal sop?

- (i) 6
- (ii) 2
- (iii) 4 (6-2)

PI chart:-

		0	4	5	13	15	14	10
P = $\bar{A}\bar{C}\bar{D}$		✓	✓					
Q = $\bar{A}B\bar{C}$			✓	✓				
R = $B\bar{C}D$				✓	✓			
S = $ABD$					✓	✓		
T = $ACD$						✓	✓	
V = $A\bar{B}C$							✓	✓

P & V are EPI, so (0, 4, 11 & 10) are covered by EPI.

Reduced PI chart:-

		5	13	15
Q = $\bar{A}B\bar{C}$		✓		
R = $B\bar{C}D$		✓	✓	
S = $ABD$			✓	✓
T = $ACD$				✓

(Q implies R)  
 Q is dominated by R (ie.  $Q \rightarrow R$ )  
 T " " " S (ie.  $T \rightarrow S$ )  
 => (So Q & T can be deleted)

PI chart Reduced (once again) :-

	5	13	15
$R = \overline{B}CD$	✓	✓	✓
$S = ABD$		✓	✓

$\Rightarrow$  For this Reduced PI chart both R & S are EPI.

(iv)  $\boxed{\text{minimal sop} = p + v + R + S}$

(v) Total minimal pos sop:-

$\rightarrow$  Every minimal ~~are~~ exp. are irredundant exp but every irredundant, are not minimal.

$\rightarrow$  Apart from the minterms which are covered by EPI the minterms 5, 13 & 15 are not covered by EPI.

minterms  $\rightarrow$  5, 13, 15

	5	13	15
(covered by minterms PI)	(Q, R)	(R, S)	(S, T)

$\Rightarrow$  total 8 combinations are:-

$\Rightarrow (Q, R, S), (Q, R, T), (Q, S, S), (Q, S, T), (R, R, S), (R, R, T)$

$(R, S, S), (R, S, T)$

(repeating)

$\Rightarrow QRS + QRT + QS + QST + RS + RT + RST$

$\Rightarrow QS + RT + QRT + QST + RS$

$\Rightarrow (QS + RT + RS)$

$\rightarrow$  either (Q & S) or (R & T) or (R & S) pi can be

used as pair to find minimal sop.

ie.  $(p + v + Q + S)$  or  $(p + v + R + T)$  or  $(p + v + R + S)$

3 minimal sop.

(37) Don't cares are never included in PI chart. Date.....

xxx  
 → Never include Don't cares in PI chart.

ex:-  $f(v, w, x, y, z) = \sum (13, 15, 17, 19, 20, 21, 23, 25, 27, 29, 31)$   
 $+ \sum \phi (1, 2, 12, 29)$

	13	15	17	19	20	21	23	25	27	29	31
A = v $\bar{z}$			✓		✓	✓	✓	✓	✓	✓	✓
B = w $\bar{x}$	✓	✓								✓	✓
C = vwx $\bar{y}$								✓			
D = v $\bar{w}$ x $\bar{y}$					✓	✓					
E = v $\bar{w}$ x $\bar{y}$				✓	✓						
F = vwx $\bar{y}$	✓										
G = w $\bar{x}$ y $\bar{z}$				✓							
H = w $\bar{x}$ y $\bar{z}$			✓								

⇒ It can be observed from the PI chart that A, B & D are EPI. A minterms covered by them are:-  
 (13, 15, 17, 19, 20, 21, 23, 25, 27, 29, 31) only minterm which is not covered by any EPI is '18'

Reduced PI chart :-

	18
C = vwx $\bar{y}$	
E = v $\bar{w}$ x $\bar{y}$	✓
F = v $\bar{w}$ x $\bar{y}$	
G = w $\bar{x}$ y $\bar{z}$	✓
H = w $\bar{x}$ y $\bar{z}$	

⇒ two minimal SOPs possible

Minimal SOP = (A + B + D + E) OR ~~AB~~ (A + B + D + G)

→ No. of ticks (✓) in rows of C, F, G, H is only one but the size of <sup>PI</sup> minterm is reduced, because Don't care is also present in the K-map & not in PI chart. (missing ticks (✓) are don't cares)

(38) functions involving functions example 1:-

(Q) Consider 3 variable functions

$$f_1(A, B, C) = \sum(0, 7) + \sum\phi(1, 2, 5) \quad \& \quad f_2(A, B, C) = \sum(0, 1, 3) + \sum\phi(4, 7)$$

find  $f_1 \cdot f_2$  &  $f_1 + f_2$  when minimized.

method 1

	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
0	1	1	1	1
1	0	1	0	1
2	0	0	0	0
3	0	1	0	1
4	0	0	0	0
5	0	0	0	0
6	0	0	0	0
7	1	0	0	1

for  $f_1 \cdot f_2$

	AB	00	01	11	10
C	0	1	0	0	0
	1	0	0	0	0

$$f_1 \cdot f_2 = \bar{A} \bar{B}$$

for  $f_1 + f_2$

	AB	00	01	11	10
C	0	1	0	1	0
	1	1	1	1	0

$$f_1 + f_2 = (C + \bar{A})$$

Method - 2:-

\$\Rightarrow f\_1 \cdot f\_2\$ will be equal to '1' if both \$f\_1\$ & \$f\_2\$ are '1'.

ie. Intesection of mintams of \$f\_1\$ & \$f\_2\$

\$\rightarrow f\_1 \cdot f\_2\$ will be don't cares (\$\emptyset\$) when (\$f\_1=1\$ & \$f\_2=\emptyset\$) or (\$f\_2=1\$ & \$f\_1=\emptyset\$)

$$\Rightarrow f_1 \cdot f_2 = \sum (0) + \sum_{\emptyset} (1, 7)$$

	00	01	11	10
0	1			
1			1	

\$A\bar{B}\$

\$\Rightarrow f\_1 + f\_2\$ will be 1 when <sup>any one of</sup> both \$f\_1\$ or \$f\_2\$ is '1'

\$\rightarrow f\_1 + f\_2\$ will be \$\emptyset\$ when either (\$f\_1=0\$ & \$f\_2=\emptyset\$) or (\$f\_2=0\$ & \$f\_1=\emptyset\$)

$$f_1 + f_2 = \sum (0, 1, 3, 7) + \sum_{\emptyset} (4, 2, 5)$$

	00	01	11	10
0	1			1
1	1	1	1	1

\$\Rightarrow C + \bar{A}\$

(39) Functions involving functions 2:-

(Q) Consider a new boolean opern '\$\\$'\$ defined as \$A\\$B = A' + B\$, then find \$f\_1 \\$ f\_2\$.

	00	01	11	10
0	0	1	0	1
1	0	1	1	0

\$f\_1\$

	00	01	11	10
0	1	0	0	1
1	0	1	1	1

\$f\_2\$

\$\Rightarrow f\_1 \\$ f\_2 = f\_1' + f\_2\$ (all 3PI are EPI)

	00	01	11	10
0	1	0	1	1
1	1	1	1	1

\$f\_1 + f\_2\$

\$\Rightarrow f\_1 + f\_2 = C + \bar{A} + A\$


(90) functions involving functions example 3:-

Q) Consider 3-var. functions


$f_1(P, Q, R) = \sum(0, 1, 3)$  ,  $f_2(P, Q, R) = \sum(3, 5, 7)$  &

$f_3(P, Q, R) = \sum(1, 3, 7)$  . These functions are sharing 4


prime implicants A, B, C, D (all of them are pairs) as shown find A, B, C, D.




{ A, B, C, D are 4 Prime implicants }



$f_1 = \overline{P}Q + \overline{P}R$



$f_2 = (QR + PR)$



$f_3 = (\overline{P}R + QR)$

$\Rightarrow$  So  $C = \overline{P}R$  ,  $B = QR$  ,  $A = \overline{P}Q$  ,  $D = PR$

Common in  $f_1$  &  $f_2$

Common in  $f_2$  &  $f_3$

### 3. Design & Synthesis of Combinational Circuits

Date.....

#### (1) Introduction to logic design:-

→ The main application of switching theory is in the design of digital circuits. It is called logic design.

→ These circuits are designed using basic elements called gates.

→ While designing the circuit the main aim is to:-

- (i) ↑ the speed (by ↓ the levels in the circuit)
- (ii) ↓ the cost (by ↓ the no. of gates)


→	if no. of gates < 10	⇒ Small scale integration (SSI)
→	" " " " 10-100	⇒ Medium " " (MSI)
→	" " " " 100-1,000	⇒ Large " " (LSI)
→	" " " " > 1000	⇒ very large " " (VLSI)

(used in current systems)

#### (2) AND-OR, OR-AND realisation:-


→ (AND-OR) ⇒ SOP

ex:-  $AB+CD$



→ (OR-AND) ⇒ POS

ex:-  $(A+B)(C+D)$



→ NO. of i/p to a gate = fan in

→ So, no. of levels in a circuit depends on fan in of gates used in the circuit.

→ Realisation means implementation of a func<sup>n</sup> using gates

Date.....


→ If no. of levels ↑ in a circuit then speed ↓  
(due to propagation time of signals.)

~~\*\*\*~~ → The cost of gates with lower fan-in (fan-in) are lesser compared to gates with higher fan-in.  
ex: ~~A gate~~ (AND-gate with '3' fan-in is costly compared to AND-gate with '2' fan-in.)


~~\*\*\*~~ → If gates with higher fan-in are used in the circuit then no. of levels ↓ (thus speed ↑) but cost ↑

~~\*\*\*~~ # AND-OR gate can be realised using NAND-NAND

ex:-



Behaves same as AND-OR (bubbles will cancel each other out)



NAND-NAND

~~\*\*\*~~ → Using only NAND gates any function can be realised. (because NAND is comb<sup>n</sup> of (AND & NOT) which is functionally complete)


Spiral

→ Similarly, OR-AND can be realised with NOR-NOR


→ NOR & NAND are universal gates.

Q3) Minim no. of NAND gates example :-

Q) Identify min. no. of NAND gates req. to represent the following.




⇒ It's an AND-OR realisation.



→ total 5 NAND gates are req.

Q) NOR-NOR Example :-


Q) What does the following func<sup>n</sup> represent?



→ Any function must have at least two levels of gates.

Date.....

⇒ NOR-NOR to OR-AND



$$\begin{aligned} &\Rightarrow \overline{\overline{(B+AC)} + \overline{(C+AB)}} \\ &\rightarrow \overline{\overline{(B+AC)} \cdot \overline{(C+AB)}} \\ &\rightarrow \overline{\overline{B} \cdot \overline{AC} \cdot \overline{C} \cdot \overline{AB}} \\ &\quad \overline{B}(\overline{A+C}) \cdot \overline{C}(\overline{A+B}) \\ &\rightarrow \overline{B}(\overline{A} + \overline{C})(\overline{C} + \overline{A} + \overline{B}) \\ &\rightarrow \overline{B}(\overline{A}(\overline{A} + \overline{B}) + \overline{C}(\overline{A} + \overline{B})) \\ &\quad \rightarrow \overline{B} \cdot \overline{C} \cdot (1) \\ &\rightarrow \overline{B} \cdot \overline{C} \\ &= \end{aligned}$$


(5) Min. no. of NOR gates example:-

ex:- find the no. of 2 i/p NOR gates req. to represent  $f(P, Q, R) = P + QR$ .

$$\Rightarrow (P + QR) = (P + Q)(P + R)$$

⇓  
POB (ie. OR-AND)

⇓  
(NOR-NOR)



3 - NOR gates are req.

→ While finding min<sup>n</sup> no. of gates req<sup>d</sup> convert the expr<sup>s</sup> in minimal form first.

Date.....

(6) Min. no. of NOR-gates:-

(Q) Min. no. of NOR gate required to implement.


$$(x + x\bar{y} + x\bar{y}z)$$

$$\Rightarrow x + x\bar{y} + x\bar{y}z \Rightarrow x + x\bar{y} \Rightarrow x$$


min.  
no. of NOR gates = 0

~~xxx~~  
(7) EX-OR & EX-NOR implementation with NOR & ~~NAND~~ NAND:-

ex:- what does the following represent?



→ part 'A' can be converted to AND-OR



$$\Rightarrow \bar{P}Q(P+Q)$$

$$\Rightarrow (\bar{P}+Q)(P+Q)$$

$$\boxed{\bar{P}Q + QP}$$

EX-OR

~~xxx~~

EX-OR	⇒	(NAND) <sub>min.</sub>	=	4
Spiral EX-NOR	⇒	(NOR) <sub>min.</sub>	=	4


→ (To get EX-NOR, replace NAND with NOR.)

~~xxxx~~

$EX-OR \Rightarrow (NOR)_{min} = 5$
$EX-NOR \Rightarrow (NAND)_{min} = 5$

1 more gate is req.  
 to negate the o/p  
 to get EX-OR from  
 EX-NOR & vice versa


(8) Half adder:-



Half-Adder

$f_1 = P \oplus Q$	and	$f_2 = PQ$
--------------------	-----	------------

P	Q	f <sub>1</sub>	f <sub>2</sub>
0	0	0	0
0	1	1	0
1	0	1	0
**	(1 1)	0	1




so,  $f_1 = \text{sum}$  and  $f_2 = \text{carry}$  ~~xxx~~

Half adder ⇒ 2 bits only two bits

full adder ⇒ 3 bits three bits

(9) Half subtractor :-




Half - Subtractor.

$$f_1 = P \oplus Q, \quad f_2 = \overline{P}Q$$

P	Q	f <sub>1</sub>	f <sub>2</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


Half - adder  $\Rightarrow$  Two bit subtraction.



$f_1 \Rightarrow$  Subtraction,  
 $f_2 \Rightarrow$  Borrow

When '1' is borrowed then no. becomes '10' i.e. '2' & '1' is subtracted, so  $sub = 1$

(10) Comparator :-



Two - bit Comparator.

$f_2 = \bar{P}\bar{Q} + PQ = P \oplus Q$  ,  $f_1 = \bar{P}Q$  ,  $f_3 = P\bar{Q}$

P	Q	$f_2$	$f_1$	$f_3$
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

$\Downarrow$   $\Downarrow$   $\Downarrow$   
 $(P=Q)$   $(P<Q)$   $(P>Q)$

All  $f_1, f_2$  &  $f_3$  are mutually excl. i.e. if any func<sup>n</sup> is 1 then other is '0'.

$f_2 \Rightarrow P=Q$      $f_1 \Rightarrow P<Q$      $f_3 \Rightarrow P>Q$


(11.) Introduction to MUX:-

→ A Multiplexer is an electric switch that connects one out of 'n' i/p to o/p. (always 1 o/p)

→ It cannot change the logical level of the i/p, it only provides the connection b/w i/p & o/p. (It only takes the i/p & gives the same o/p acc. to the i/p).

→ It is functionally complete, i.e. all boolean func<sup>n</sup> can be realised using only mux w/o any other gates.

ex:-



Characteristic table

$S_1$	$S_0$	O/P
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$


→  $2^n \times 1$  Mux have 'n' select lines.

# Characteristic table:- How the o/p behaves on the basis of select lines.

$$f = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

o/p

# AND-OR Realisation of  $4 \times 1$  Mux:-



(12) Proving Mux is functionally complete:-

→ To prove it is functionally comp. we need to derive (+, -) or (•, -).

(i) Realising 'NOT':-

$$f = \bar{X} I_0 + X I_1$$

X	f
0	$I_0$
1	$I_1$

→ NOT


~~if  $I_0 = 1$  &  $I_1 = 0$~~

↓

then  $f = \bar{X}$

← NOT is realised

(ii) Realising 'AND' with MUX:-



~~A & B are its~~

char. table

A	B	AB
0	0	0
0	1	0
1	0	0
1	1	1

Truth table of AND

~~AB~~  $\Rightarrow$  AB

B	f
0	$I_0$
1	$I_1$

$\Rightarrow f = \bar{I}_0 B + I_1 B$   
 $f = \bar{B}I_0 + BI_1$

for  $I_1 = A$  &  $I_0 = 0$

~~f = AB~~

ie. AND is realised.


(iii) Realising 'OR' using MUX:-

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

$A+B = \bar{A}B + A\bar{B} + AB$   
 $\Rightarrow B(\bar{A}+A) + \bar{B}(A)$

Comparing with char. eqn of 2x1 MUX

Use 'B' as select line  
 $I_0 = A$  &  $I_1 = 1$  in 2x1 MUX to get 'OR'



Spiral  $\rightarrow$  so, MUX is functionally complete

→ The order of select lines & var. assignment to select lines are very imp. (Order is  $S_n S_{n-1} \dots S_0$ )

(13) Implementing functions with MUX Date.....

example 1:-

→ Any 'n' var. func<sup>n</sup> can be easily <sup>(w/o using gates)</sup> realised using  $2^n \times 1$  MUX. (since, no. of possible minterms for 'n' var. func<sup>n</sup> is  $2^n$ , & each i/p of mux can be given one value)

→ If along with mux, gates are also used <sup>(not always)</sup>, then bigger var. func<sup>n</sup> can also be realised using smaller mux.


ex:- 3 var. using  $2 \times 1$  mux.

ex:-

A	B	g
0	0	1
0	1	0
1	0	0
1	1	1

$\Rightarrow (g = \bar{A}\bar{B} + AB)$

{ 2 var. func<sup>n</sup> with  $2^2 \times 1$  mux }  
 { no extra gate is needed }



{  $S_1 = A$  &  $S_0 = B$  }

$g = \bar{A}\bar{B}(1) + \bar{A}B(0) + A\bar{B}(0) + AB(1)$

So,  $I_0 = 1, I_1 = 0, I_2 = 0, I_3 = 1$

Ex:- Realise 'g' using a 4x1 Mux

A	B	C	g
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

$\Rightarrow$  since 'g' is a 3-var. func<sup>n</sup> & we can only assign 2 var. to select lines.




Let's take  $s_1 = A$  &  $s_0 = B$

$$g = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$$

$$\Rightarrow \bar{A}\bar{B}(C) + \bar{A}B(\bar{C}+C) + A\bar{B}(C) + AB(C)$$

$$\text{So } I_0 = C, I_1 = 1, I_2 = 0, I_3 = C$$



{ In this case we have implemented ~~the~~ a 3 var. func<sup>n</sup> with 4x1 mux, but we didn't used any gate, in some cases we might require gates ~~when~~


(14) Implementing functions with muxExample - 2 :-

ex:- Implement  $f(A, B, C) = \sum(1, 2, 4, 6, 7)$  using  $4 \times 1$  mux

$$\Rightarrow f = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + ABC$$


$$\Rightarrow \bar{A}\bar{B}(C) + \bar{A}B(\bar{C}) + A\bar{B}(\bar{C}) + AB(\bar{C}+C)$$

$$I_0 = C, I_1 = \bar{C}, I_2 = \bar{C}, I_3 = 1$$

(15) Multiplexer with enable i/p :-


→ Enable i/p works as a switch which is used to turn on or off the mux & it is given to all the gates of the mux (i.e. AND)

→ when  $E = 0$  (o/p is always 0)  
& when  $E = 1$  (o/p is acc. to select lines)



$$f = E(\bar{s}_1 \bar{s}_0 I_0 + \bar{s}_1 s_0 I_1 + s_1 \bar{s}_0 I_2 + s_1 s_0 I_3)$$

ex:- Minimize the func<sup>n</sup> represented by following mux:



$$s_1 = \bar{Y}, \quad s_0 = \bar{X}$$

$$E = \bar{Z}$$

$$f = E(\bar{s}_1 \bar{s}_0 I_0 + \bar{s}_1 s_0 I_1 + s_1 \bar{s}_0 I_2 + s_1 s_0 I_3)$$

$$f = \bar{Z}(s_1 s_0)$$

$$f = \bar{Z}(Y\bar{X}(X) + Y\bar{X}(X) + \bar{Y}\bar{X}(Y) + \bar{Y}\bar{X}(\bar{Y}))$$

$$\Rightarrow \bar{Z}(XY + \bar{Y})$$

$$f \Rightarrow \bar{Z}XY$$

(16) Relationships b/w select lines i/p of a mux:-

ex:- Implement f using 4x1 mux such that where


(a)  $s_1 = B, s_0 = C$  (b)  $s_1 = C, s_0 = B$

$$f(A, B, C) = \sum(2, 3, 5, 6, 7)$$

$$\Rightarrow (a) f = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$\Rightarrow A\bar{B}\bar{C}(0) + \bar{B}C(A) + B\bar{C}(\bar{A}+A) + BC(\bar{A}+A)$$


$$\Rightarrow I_0 = 0, I_1 = A, I_2 = 1, I_3 = 1$$



Spiral


(b)  $f = \bar{C}\bar{B}(0) + \bar{C}B(A+\bar{A}) + C\bar{B}(A) + C(B(\bar{A}+A))$

$I_0 = 0, I_1 = \bar{A} + A, I_2 = A, I_3 = 1$



(17) Cascading multiplexers - ex 1 :-

ex:- what is the functional in canonical sop.




$\Rightarrow (\bar{B}A + B)\bar{C} + BC = f$

$\Rightarrow \bar{A}\bar{B}\bar{C} + \bar{B}\bar{C} + BC = f$

~~$\bar{A}\bar{B}\bar{C}$~~   $\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} = f$  (Canonical sop)

(18) Cascading mux - ex 3:-



what are the value of  $(P, Q \& R)$  to get o/p  $\bar{A} + \bar{B}$

$P(\bar{R}A + RB) + Q(\bar{R}A + RB) = \bar{A} + \bar{B}$

$$\Rightarrow \overline{\overline{RA}} = ((R+\overline{A}) \cdot (\overline{R+B})) P + \overline{RA} \cdot \overline{B} \\ \overline{RA}Q + RBQ$$

$$\Rightarrow (R\overline{B} + \overline{A}R + \overline{A}\overline{B}) P + \overline{RA}Q + RBQ \\ \Rightarrow R\overline{B}(RP) + \overline{A}(RP) + \overline{A}\overline{B} + \overline{A}RQ + BRQ$$

$$\Rightarrow R=0, \overline{R}=1 \quad (\text{if } R=1, \text{ then } \overline{R}=0 \\ \overline{R}P=1 \quad \overline{R}Q=1 \\ \overline{B} + \overline{A} + \overline{A}\overline{B} = \overline{B}$$

Now, match it with option (option is given)

### (20) Expansion of multiplexers:-

→ Building larger order mux using smaller order mux.

Ex:- No. of  $2 \times 1$  mux needed to build a  $8 \times 1$  mux.

⇒  $1$  mux <sup>Covers</sup>  $\rightarrow$   $2$  lines

then  $1$  line is covered by  $\rightarrow \frac{1}{2}$  mux

now,  $(8 \times 1)$  mux has  $8$  lines

$8 \rightarrow 8 \times \frac{1}{2} \Rightarrow 4$  (mux) (level - 1)

$4 \rightarrow 4 \times \frac{1}{2} \Rightarrow 2$  (mux) (level - 2)

$2 \rightarrow 2 \times \frac{1}{2} \Rightarrow 1$  (mux) (level - 3)


So,  $7$  (mux) needed of  $2 \times 1$  in  $3$ -levels to construct  $8 \times 1$  mux.

ex:- No. of  $4 \times 1$  mux needed to build <sup>one</sup>  $32 \times 1$  mux.

1 Mux covers  $\rightarrow$  4 lines

So, 1 line is covered by  $\rightarrow \frac{1}{4}$  mux

Now,  $(32 \times 1)$  mux has 32 lines



Total = 11 (mux)  
8 3 levels

$\frac{1}{2}$  mux can't be designed  
one entire  $4 \times 1$  mux will be  
needed, but only two i/p  
lines will be used.

$\rightarrow$  Using all  $4 \times 1$  mux at 3-levels at its full capacity  
a  $64 \times 1$  mux can be build.

### # Building a $(m \times 1)$ mux using $(N \times 1)$ mux ( $m > N$ )

'N' lines are covered by  $\rightarrow$  1 mux

1 " " " "  $\rightarrow \frac{1}{N}$  mux

Now, for a  $m \times 1$  mux having 'm' lines.


$(m) \rightarrow (m \times 1) \rightarrow \frac{m}{N} \text{ (mux)} \rightarrow \text{level 1}$

$(\frac{m}{N}) \rightarrow (\frac{m}{N} \times 1) \rightarrow \frac{m}{N^2} \text{ (mux)} \rightarrow \text{level 2}$

$(\frac{m}{N^2}) \rightarrow (\frac{m}{N^2} \times 1) \rightarrow \frac{m}{N^k} \text{ (mux)} \rightarrow \text{level k}$

Spiral

where,  $\left(\frac{M}{N^k} \leq 1\right) \Rightarrow N^k \geq M$



total  
No. of  $N \times 1$  ~~gates~~ <sup>mux</sup> req. ~~is~~

$$\frac{M}{N} + \frac{M}{N^2} + \frac{M}{N^3} + \dots + \frac{M}{N^k} \Rightarrow M \left( \frac{1}{N} + \frac{1}{N^2} + \dots + \frac{1}{N^k} \right)$$

$$\Rightarrow M \sum_{k=1}^{\lceil \log_2 M \rceil} \frac{1}{N^k}$$

xxxx

$$\frac{\text{Total no. of } N \times 1 \text{ gates mux req. to realise an } M \times 1 \text{ mux}}{M \times 1 \text{ mux}} = \sum_{k=1}^{\lceil \log_2 M \rceil} \frac{1}{N^k}$$

ex:- 64x1 using 2x1

$$\Rightarrow \text{no. of levels} = \left\lceil \log_2 64 \right\rceil = 6$$

no. of  $2 \times 1$  mux =  $64 \times \sum_{k=1}^6 \frac{1}{2^k}$

$$64 \left( \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} \right)$$


$$\Rightarrow 32 + 16 + 8 + 4 + 2 + 1$$

$$\Rightarrow \boxed{65}$$

~~xxxx~~  
 (21) Assigning select lines using mux:-

while expanding the mux:-

ex:-



~~xxxx~~  
 order is very imp  
 it is not  $S_2, S_1, S_0$

ex:- for  $S_2, S_1, S_0 = 001$

ex:-  $S_2, S_1, S_0 = 001$  (ie.  $I_1$  of 8x1 mux should be selected)  
 check it using the above order of select lines.

- from level-1 lines selected will be  $\Rightarrow I_0, I_2, I_4, I_6$  ( $S_0=1$ )
  - " level-2 " " " "  $\Rightarrow I_1, I_5$  ( $S_1=0$ )
  - " level-3 " " " "  $\Rightarrow I_1$  ( $S_2=0$ )
- we got  $I_1$  as o/p

→ Always check the order of select lines by assigning some values to select lines. (This is only)

(22) Conversion to Demultiplexer:-


→ It performs opposite oper<sup>n</sup> of mux.

→ It has 1 i/p & 2<sup>n</sup> o/p where 'n' is no. of select lines

→ It is derived from mux by joining all the i/p together & removing 'OR' gate.

→ It is mainly used in the constn<sup>n</sup> of switches.


→ Demux is used at receiver end & mux is used at transmitting end.



S <sub>1</sub>	S <sub>0</sub>	O <sub>0</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

Char - table

(realisation using AND gates)




Block diag.

# Multiplexer & Demux as a switch:-

→ Comb<sup>n</sup> of mux & demux acts as a switch.

ex:-



{  $I_0$  can be connected to  $(O_0 \text{ or } O_1)$ . Similarly  $I_1$  can be connected to  $(O_0 \text{ or } O_1)$  }

→ In switching one of the i/p (from many i/ps) is connected to one of the o/p (from many o/p) & dest<sup>n</sup> add. is selected by giving diff. comb<sup>n</sup>s of select lines.

→ A & B are select lines of Mux & Demux respectively

	A	B	O/P
<u>Straight Connect</u>	0	0	$(I_0 - O_0)$
<u>Cross Connect</u>	0	1	$(I_0 - O_1)$
	1	0	$(I_1 - O_0)$
<u>Straight Connect</u>	1	1	$(I_1 - O_1)$


{  $I_0$  is connected to  $O_0$  }

→ If select lines of both mux & demux are same then it is straight connection else <sup>are</sup> cross connection, if select line of both mux & demux are complement of each other.

→ So, instead of using NOT gate to complement both the mux & demux

Multiplexer is universal, because it is a two level AND-OR realisation, but Demux & decoder are only AND realisations so they OR gates to implement any function

Date... 21/02/19



- When  $m=0$ ; → Straight connection
- When  $m=1$ ; → Cross Connection.


→ Instead of use  $\left\{ \begin{array}{l} m=0 \Rightarrow \text{o/p of XOR} = A \\ m=1 \Rightarrow \text{'' '' ''} = \bar{A} \end{array} \right\}$

(23) Introduction to decoder:-

\*\*\*  
→ A Demux can be converted to a decoder by always setting  $I=1$  & making select lines as inputs.


→ Since, a decoder provides all the minterms, we could implement any function in canonical SOP using 'OR' gate. (ie. universal)

⇓  
(OR gate is additional)



→ If all the 'AND' gates are replaced with 'NAND' gates the decoder becomes active low decoder.

Decoder:- (an active high decoder)



→ Same as Demux only diff. is 'I' is replaced with Const. '1'.  
 → Select lines act as i/p lines.

Decoder is of the form  $n \times 2^n$   
 i/p → o/p


$I_1, I_0$  → order is imp

(realisation of Decoder)  
 (2x4)

Truth table:-

$I_0$	$I_1$	$O_0$	$O_1$	$O_2$	$O_3$	O/p/s:-
0	0	1	0	0	0	$O_0 = \overline{S_1} \overline{S_0}$
0	1	0	1	0	0	$O_1 = \overline{S_1} S_0$
1	0	0	0	1	0	$O_2 = S_1 \overline{S_0}$
1	1	0	0	0	1	$O_3 = S_1 S_0$


Active low decoder:-



$I_1$	$I_0$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

~~Active low~~

(29) Implementing functions with decoder ex:-



f is true from


- (a) 1 variable (b) 2 variable (c) 3 variable (d) None

$\Rightarrow f = \sum (0, 2, 4, 6)$

	AB			
$\ell$	00	01	11	10
0	1	1	1	1
1				

$f = \bar{C}$

xxx  
 (25) Implementing functions with decoder ex-2 Date.....




f is free from.


- (a) 1 variable (b) 2 variable (c) 3 variable (d) None

→ This is active low decoder.

xxx  
 → The realisation is NAND-NAND realisation which can be converted to AND-OR realisation (because each minterm is an AND gate & then complemented to make it NAND)



xxx  
 (26) Decoder for function implementation - ex-3



(a) f is free from.

- (a) 1-variable (b) 2-variable (c) 3-variable (d) None


Spiral

→ It is ANDing of max-terms (complement of min-terms)  
 i.e. canonical collection of POS.

$$f = \prod (0, 1, 9, 5)$$

or

$$f = \sum (2, 3, 6, 7)$$



→ It can also be done by complementing the function in previous example.

(27) Converting one code to other code using decoder:-

# 8421 <sup>→BCD</sup> code to 2421 code :- (BCD to 2421)

	A	B	C	D	w	x	y	z
	8	4	2	1	2	4	2	1
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	1	0	1	1
6	0	1	1	0	1	1	0	0
7	0	1	1	1	1	1	0	1
8	1	0	0	0	1	1	1	0
9	1	0	0	1	1	1	1	1

9's complement of 5  
 i.e.  $9 - 5 = 4$  (take no. 4 & 1's complement it)

→ Such function code are called self-complementing code.

$$W = \sum (5, 6, 7, 8, 9) + \sum \emptyset (10, 11, 12, 13, 14, 15)$$


$$X = \sum (4, 6, 7, 8, 9) + \sum \emptyset (10, 11, 12, 13, 14, 15)$$

$$Y = \sum (2, 3, 5, 8, 9) + \sum \emptyset (10, 11, 12, 13, 14, 15)$$

$$Z = \sum (1, 3, 5, 7, 9) + \sum \emptyset (10, 11, 12, 13, 14, 15)$$

~~xxx~~  
 → We don't need to minimize it to implement using decoder (because each o/p line of decoder represents min-terms itself). Minimize only if implementation is done using gates.

→ So, at least 4x16 decoder is needed (because 4 var)  
 (Order of ABCD, should be correct)



~~xxx~~  
 → Even though each func<sup>n</sup> W, X, Y, Z contains don't care cases they'll not be used because don't care are used for Min in minimization but not in implementation.

~~xxx~~  
 → Use NAND gates outside for active-low decoder (ie. NAND-NAND realisation)

**Spiral**  
 → Active-high ⇒ AND-OR Realisation

(29) ROM implementation using decoder:-

→ ROM can be used to realise combinational functions by storing appropriate values at appropriate locations.

→ Every ROM is expressed in terms of ROM matrix & decoder.


→ ROM matrix contains the set of links & connections. The lines entering the matrix (horizontal lines) & leaving it (vertical lines) are called links & the intersection of rows & columns are called links.

ex:- Implementation of Half adder using ROM:-

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Sum =  $\Sigma(1, 2)$

Carry =  $\Sigma(3)$




→ no. of vertical lines = no. of functions to be implemented.

→ The vertical & horizontal lines are not overlapped, they are parallel to each other.

**Spiral**

→ Initially when ROM is manufactured all the links are connected & then those ~~links~~ <sup>connections</sup> are burned which are not req. links  
 (ie. they get broken)


ex: initially:-



of all the crossed ~~links~~ <sup>connections</sup> are burned to impl implement half-address

\*\*\* → This is why ROMs are not Reprogrammable because once they are burned they ~~can't~~ <sup>can't</sup> be joined again. So, it only Read only.

\*\*\* → It is called memory because it is remembering the connections.  
 ie.



\*\*\*  
 → Add address of mem. locations are 0, 1, 2, 3. & particular locations are chosen a/q to the given i/p.  
 → And particular bits will be chosen a/q to the vertical lines.

(29) Implementing functions using only decoders.

→ For implementing a function of  $n$ -variables the size of decoder needed is  $n \times 2^n$


→ If 'M' functions are needed to be implemented then the no. of connections =  $(2^n + m)$  & no. of links =  $(2^n \times m)$

\*\*\*  
→ The cost of the ROM depends on the no. of connections (ie. no. of horizontal & vertical lines) it can be reduced by ↓ the no. of connections.

(30) Implementing functions using Decoder + mux ext.:-

→ Implementing a 3-var func<sup>n</sup> using decoder & ROM matrix. (ie. ROM):-

ex:-



$$f(A, B, C) = \sum(0, 1, 5, 7)$$

$$\Rightarrow \text{No. of connections} = 8 + 1 \Rightarrow 9$$

$$\times \text{No. of links} = 8 \times 1 = 8$$

→ Now, to decrease the cost of the ROM, the no. of connections can be reduced using a mux.


\*\*\*  
→ No. of links can't be reduced (because no. of links represents no. of min terms & they'll be constant.)

$$F = \sum (0, 1, 5, 7)$$

$$\Rightarrow (\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC)$$

$\Rightarrow$  This func<sup>n</sup> can be implemented using 2x4 decoder & a 2x1 mux.

# ROM design using mux & decoder to ↓ the no. of connections :-



$\Rightarrow$  Then,  $\boxed{\text{No. of connection} = 9 + 2 = 6}$

$\boxed{\text{No. of links} = 9 \times 2 = 8}$

\*\*\*

$\rightarrow$  So, no. of connections are reduced from 9 to 6  
but no. of links remains same.

\*\*\*

$\rightarrow$  The reduc<sup>n</sup> of connec<sup>n</sup> will be huge when no. of var. in func<sup>n</sup> is more.

→ var. to mux core always given as select lines


Date.....

(3) Implementing functions using decoder

& mux (ex-2):-


ex:- A 4-var func<sup>n</sup> f:-

(i) using  $4 \times 2^4$  decoder:-



No. of links =  $16 \times 1 = 16$   
 No. of connections =  $16 + 1 = 17$


(ii) using  $3 \times 8$  decoder &  $2 \times 1$  mux:-



→ No. of links =  $8 \times 2 = 16$

→ No. of connections =  $(8 + 2) = 10$

(iii) Using  $2 \times 4$  decoder &  $4 \times 1$  MUX:-



→ No. of links =  $4 \times 4 = 16$

→ No. of connections =  $4 + 4 = 8$

→ Even though it seems as more var. are given to mux (or) size of mux ↑ & size of decoder ↓ then the no. of connections ↓, it is not always true.

ex:- One function of 10 variables:-

	No. of var. in decoder	No. of var. in mux (as select lines)	No. of connections	No. of links	
(1)	10	0	$1024 + 1$ $= 1025$	$1024 \times 1$	} No. of Connec <sup>n</sup> ↓
(2)	5	5	$2^5 + 2^5$ $= 64$	$1024$ $(2^5 \times 2^5)$	
(3)	4	6	$16 + 64$ $\Rightarrow 80$	$2^4 \times 2^6$ $= 1024$	} (No. of Conn. ↑)
(4)	3	7	$8 + 128$ $\Rightarrow 136$	$2^3 \times 2^7$ $= 1024$	
(5)	1	<del>10</del> 9	$2 + 2^9$ <del><math>= 1026</math></del> $= 514$	$2^1 \times 2^9$ $= 1024$	


\*\*\*  
→ So, No. of Connec<sup>n</sup> does not ↑ always when no. of select lines in mux is increased.

\*\*\*  
→ To implement more than 'm' ~~one~~ func<sup>n</sup> use 'm' Mux.

(3<sup>2</sup>) Decoder with enable input:-


→ When the Demux uses converted to decoder the the i/p I is converted to '1' & select lines of demux acts as i/p in decoder,

→ But if that '1' will be a variable 'E' whose value can be '0' or '1' then that E is called enable i/p. & (if E = 0 all o/p are '0' i.e. Decoder is disabled)



enable i/p can be used to expand the decoder (ie expansion)


enable i/p can also act as i/p to the decoder, but it will not give all the min terms (but can be used to implement some funcn.)



(33) Constructing 3x8 decoder using 1x2 decoders

→ Enable lines are used for decoder expansion

→ ~~Start~~ start adding decoders from o/p side



3x8 using 1x2

→ Enable lines are o/p of next level are o/p of previous level

→ The only thing to take care about is what is order of  $I_2, I_1$  &  $I_0$  - { out of two possible orders i.e.  $I_2, I_1, I_0$  or  $I_0, I_1, I_2$  }

→ test for 001 {  $I_2, I_1, I_0$  } ⇒ (O4 should be selected)



(36) Expansion of decoder in general:-

→ Construct  $m \times 2^m$  decoder using  $n \times 2^n$  decoders

or  
 $(\log_m m) \dots (\log_n n)$

⇒ ~~total lines~~  $\rightarrow$  1 decoder  
 $\rightarrow$   $\frac{1}{n}$

$m$   $\rightarrow$   $\frac{m}{n}$   $\rightarrow$  level 1

$\frac{m}{n}$   $\rightarrow$   $\frac{m}{n^2}$   $\rightarrow$  level 2

$\vdots$   
 $\frac{m}{n^{k-1}}$   $\rightarrow$   $\frac{m}{n^k}$   $\rightarrow$  level k

So,  $\frac{m}{n^k} \leq 1 \Rightarrow k \geq \lceil \log_n m \rceil$  ~~\*\*\*~~  $\rightarrow$  take ceil levels

No. of decoders =  $\sum_{k=1}^{\lceil \log_n m \rceil} \left( \frac{m}{n^k} \right)$

ex: 6x64 using 4x16


1) levels =  $\log_{16} 64 \Rightarrow \frac{3}{2} = 2$  levels

2) total decoders =  $\frac{64}{16} + \frac{64}{16^2} \rightarrow (4 + \frac{4}{4}) = 5$

~~\*\*\*~~ (last level if decoder is not fully utilized)


(38) Expansion of decoder in another way: Date.....

ex: Construct 4x16 decoder using 2-(3x8) decoder.



ex:  $\begin{pmatrix} I_3 & I_2 & I_1 & I_0 \\ 1 & 0 & 0 & 0 \end{pmatrix}$  }  $\begin{matrix} 8 \\ 9 \end{matrix}$  will be selected


ex: Construct 4-(3x8) decoder to construct a (5x32) decoder:



4-(3x8) & 1 (4x8) decoder

(39) Address expansion of ROM:-

ex:-




→ 4 words each of size <sup>8</sup> bits. (so, data bus is of size 8-bits)

→ horizontal lines represent each word & each vertical line each one bit. (to store '0' don't burn the links & to get store '1' don't burn)

# Address expansion:- increasing no. of memory locations w/o increasing the size of each location

ex:- Constructing a 8 words x 8 bit ROM using two 4x8 bits ROM.



A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
0	0	0	D <sub>1</sub>
0	0	1	
0	1	0	
0	1	1	D <sub>2</sub>
1	0	0	
1	0	1	
1	1	0	
1	1	1	


Address range of device D<sub>1</sub> = 0-3 } total 8 words each of size 8 bits  
 " " " " D<sub>2</sub> = 4-7

→ Any device can be expanded using enable lines <sup>2x1</sup>

Date.....

(40) Word expansion of ROM:-


# Word expansion :- Increasing the size of each memory location w/o increasing the no. of memory locations.



$(2w \times 8 \text{ bits}) \rightarrow (4w \times 16 \text{ bits})$

→ When, enable is '1' both devices will select 8 bits thus resulting in 16-bit data bus. <sup>2x8</sup> for 2-bit Add. bus

ex:- Construct  $(4w \times 32) \text{ bits}$  ROM using  $(4w \times 8 \text{ bits})$  Rom.




Spiral

→ No. of vertical lines = size of data bus  
 → No. of i/p given to decoder = size of Addr. bus  
 Date: .....

(91) finding the address ranges of devices.

ex: If  $A_5 A_4 A_3 A_2 A_1 A_0$  are addresses, then what range does  $D_1$  &  $D_2$  get?



⇒ range of  $D_1$ :-


$A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$   
 $0 \ 1 \ 0 \ \text{---} \ \text{---} \ \text{---} \rightarrow 2^3 \left\{ \begin{array}{l} 8 \text{ address are} \\ \text{possible} \end{array} \right\}$   
fixed  
range = { 16, to 29 }

range of  $D_2$  :-

$A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$   
 $1 \ 0 \ 1 \ \text{---} \ \text{---} \ \text{---} \rightarrow 2^3 \left\{ \begin{array}{l} 8 \text{ addr. are possible} \end{array} \right\}$   
fixed  
Range = { 90 to 95 }

(Q2) Example on enabling a device: Date... 24/02/19.

ex:- Consider a device that is enabled using 8 add. bits as shown below. For how many addresses, the device is enabled.



- (a) 1 (b) 8 (c) 12 (d) none.

⇒ All the i/p to AND gates should be '1' simultaneously.

⇒ OR gate is 1 for 3 comb<sup>n</sup>.

NOR " " " " 1 "


EXOR " " " " 2 "

EXNOR " " " " 2 "

total =  $3 \times 2 \times 2 \times 1 = 12$

(43) finding the address ranges of memory device:-

ex:- Consider the following interface of two memory devices with 3x8 decoder. Compute the nature & address range of each memory device.



for M<sub>1</sub>:-

total add = 2<sup>8</sup>

Size = 2<sup>8</sup> x 8 bits → 2<sup>8</sup> bytes

for M<sub>2</sub>:-


total add = 2<sup>10</sup>

Size = 2<sup>10</sup> bytes { each add. is 8 bit long }

Add. ranges of M<sub>1</sub>:-

Addresses lines: A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

xxx  
- two enables  
(M Active high & other is active low)  
**Spiral**



Sol range is:-

A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>  
 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0  
 1 0 1 0 1 1 1 1 1 1 1 1 1 1

A800H to AFFFH  
 hexadecimal =

Add. range for M<sub>2</sub>:-

fixed ← A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>  
 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0  
 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1  
 don't care because  
 A<sub>10</sub> is not present

\*\*\*  
 For min. put 0 = 0 & for max put 0 = 1

9800H - 9FFFH

\*\*\*  
 → Even though 0 is included in the range the no. of address possible are 2<sup>10</sup> only, but each address can be assigned in two ways depending on the value of 0 {0 or 1}

ex:-  
 1001100000000000 } Same add. location  
 1001110000000000 } Can be addressed  
 in two ways

(49) Introduction to Encoders:-


- They convert one code to another. } bigger no. syst. to  
smaller no. syst.
- They perform lossless compression. } encoding is nothing but a type  
of compression
- They are of types:-

(a) Non-priority (doesn't support simultaneous i/p activation). } only one i/p at a time is activated

(b) priority (supports simultaneous i/p activation & used for interrupt servicing).

→ Encoder is used at sender side & decoder at receiver side } thus info transmitted will be reduced.

→ Due to static priorities (in priority encoders), the lower priority i/p is exposed to starvation.



ex:- char. table for 4x2 encoder (non-priority):-

$I_0$	$I_1$	$I_2$	$I_3$	$B_1$	$B_0$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$$B_1 = \bar{I}_0 \bar{I}_1 (I_2 \oplus I_3) \quad \& \quad B_0 = I_0 \bar{I}_2 (I_1 \oplus I_3)$$

→ Encoder is not a complete func<sup>n</sup> because with 4 i/p's total 16 comb<sup>n</sup>s are possible, but it uses only 4 of them.

(45) priority Encoders:-

→ Highest suffix i/p is given highest priority.

$$I_3 > I_2 > I_1 > I_0$$

Characteristics table:-

$I_0$	$I_1$	$I_2$	$I_3$	$B_1$	$B_0$
0	0	0	1	1	1
0	0	1	0	1	0
0	1	0	0	0	1
1	0	0	0	0	0

$$B_1 = (\bar{I}_3 + \bar{I}_3 I_2)$$

xxx

$$\Rightarrow \bar{I}_3 + I_2 = B_1$$

xxx

$$B_0 = I_3 + I_1 \bar{I}_2 \bar{I}_3$$


xxx

$$\Rightarrow I_3 + \bar{I}_2 \bar{I}_1 = B_0$$

⇒ priority encoder is useful when more than one devices wants the access simultaneously, but only one should be given the service.

(46) Introduction to Hazards:-

Hazards:- problems in electronic devices.



→ Temporary hazard like in previous ex. can be taken care by adding a delay device to other wire. (whose delay is equal to NOT gate's delay)

→ permanent hazards can be removed by path sensitization. (ie. testing the doubtful path by disabling all the other paths)

### (47) Hazards & test vectors:-

#### # Hazards in digital circuit:-

→ The malfunction of a digital circuit is called hazard.

→ They can be permanent or temporary.

↓  
 ( due to open circuit  
 or shortcircuit of  
 connecting leads )

↓  
 ( due to uneven delays of  
 i/p )

→ The hazards can be stuck at '0' (s-a-0) or stuck at 1 (s-a-1).

→ To check (s-a-0) or (s-a-1) single fault analysis is made using "path-sensitization technique". This technique provides test vectors: {same as test cases of s/w}

#### Procedure for finding test vector:-

→ Inactivate all the other paths except the tested one.


→ For 'AND' or 'NAND' apply the logic '1' for Spiral inactivation.

→ For 'OR' or 'NOR' apply logic '0' for inactivation.


→ Apply the opposite logic value at the tested place.

→ The i/p combinations satisfying the above req. form the test vector.  $\{ \text{test vectors is the subset of i/p comb.} \}$

ex:-



O/p depends on A when '0' is used as other i/p.




O/p depends on 'A' when '1' is used as other i/p.

(48) Examples on test vectors:-


ex 1:- Test vectors are

Test hazard (s-a-0):



disconnect all the other i/p & check the link 'c' by giving '1', if o/p of OR gate is '1' then it is fine else not fine.

ex 2 (Test hazard s-a-1)




→ Inactivate all the links give '0' to the (s-a-1) link & check the o/p if '0' then fine else it is (s-a-1)

xxx

Make the o/p depend on only the link which is being tested.

(99) Half adder - 2 :-



# Half-adder :- (two bit addition) { 2 i/p & 2 o/p circuit }

X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \bar{X}Y + \bar{Y}X$$

$$C = XY$$

2 i/p

(100) full-adder :- { 3 i/p, 2 o/p circuit }

→ 3-bit adder

X	Y	Z	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

S

X\Y	00	01	10	11
0	0	1	1	0
1	1	0	0	1

$$S = X \oplus Y \oplus Z$$

(total no. of 1's in sum = 2)

C

X\Y	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C = XY + YZ + XZ$$

(Carry will be generated if any two i/ps are 1.)

→ For adding LSB of two Binary no. Half adder is used  
 after that full adder  
 ex:  $\begin{matrix} 011 \\ 010 \\ \hline 101 \end{matrix}$  → half adder.  
 Date.....


# Carry can also be expressed as:-

$$c = z(x \oplus y) + xy$$


$\downarrow$  (if  $z=1$  & any one of  $x$  &  $y$  are 1) OR (if  $xy=1$ )

→ This form is useful to design a full adder using two half adders.

half adder:-



full adder:-




→ 2-HA & ~~and~~ OR gate can be used to design a full adder

(51) Ripple carry adder:-

→ This is why 'full' adder is called full because it is designed using two half adders.


(51) Ripple Carry Adder:-




$C_{i+1}$  is carry gen generated from addition of  $A_i$  &  $B_i$

→ So, ips → implement this circuit adder (i.e.  $\{A_0, A_1, A_2, A_3\}$  &  $\{B_0, B_1, B_2, B_3\}$  &  $C_0$ )


→ O/p's obtained are 's'  
 $C_4$  &  $\{S_0, S_1, S_2, S_3\}$



→ Total possible min-terms =  $2^9 = 512$  {not very difficult to implement}



So, FA are used to implement this as building block (only 3-bits are added at any phase at max)



**Spiral**  
 FA is 3 ip & 2 o/p device

(full adders to perform sum) (called ripple carry adder)

→ The problem with this ~~ph~~ Ripple carry adder is that the carry passes slowly through all the phases. { And next phase has to wait for that, so it takes more time }.

→ Time taken to add to n-bit nos. =  $n \times T_{FA}$

time taken to pass '1' of A or Propag<sup>n</sup> time of 1 FA

→ To resolve this problem of waiting for carry of previous stage, some circuit is used to generate carry prior, that adder is called Carry lookahead adder.

(52) Carry lookahead adder:-

$$C_1 = C_0(A_0 \oplus B_0) + A_0 B_0$$

$$C_2 = C_1(A_1 \oplus B_1) + A_1 B_1$$

$$C_3 = C_2(A_2 \oplus B_2) + A_2 B_2$$

$$C_4 = C_3(A_3 \oplus B_3) + A_3 B_3$$

{ any one of  $A_0$  or  $B_0$  is 1 along with  $C_0$  or  $A_0 B_0$  is 1 to get carry  $C_1$  }

let  $G_i = A_i B_i$  &  $P_i = A_i \oplus B_i$

let  $G_i = A_i B_i$  &  $P_i = A_i \oplus B_i$

Generator

propagation

{ generated by stage i i.e.  $A_i B_i$  }

{ has carry propagated from the last stage i }

Try to convert everything in the form of  $C_0$  & since  $C_0$  is directly available initially we don't need to wait for carry of previous stage.

Substituting the values of  $G_i$  &  $P_i$  in the equations

$$C_1 = C_0 P_0 + G_0$$

$$C_2 = C_1 P_1 + G_1$$

$$C_3 = C_2 P_2 + G_2$$

$$C_4 = C_3 P_3 + G_3$$

⇒ now,  $C_1 = C_0 P_0 + G_0$

$$C_2 = (C_0 P_0 + G_0) P_1 + G_1$$

$$\Rightarrow C_0 P_0 P_1 + G_0 P_1 + G_1$$

to get carry in stage '2'  
Carry of stage '0'  
~~must~~ could have propagated through stage 0 & 1

or Carry would have been generated at stage 0 & got propagated through stage 1

or Carry is generated in stage '1'


$$C_3 = C_0 P_0 P_1 P_2 + G_0 P_1 P_2 + G_1 P_2 + G_2$$

$$C_4 = C_0 P_0 P_1 P_2 P_3 + G_0 P_1 P_2 P_3 + G_1 P_2 P_3 + G_2 P_3 + G_3$$

→ Every carry  $C_1, C_2, C_3, C_4$  are dependent on only  $C_0$  &  $(G_i, P_i)$ . {not on previous stage carry}


→ In Gate, questions can be asked on these equations to write any part of the equation, so don't remember it try to understand it.

(53) Carry lookahead implementation! Date.....



→  $C_1, C_2$  &  $C_3$  can be generated using AND-OR realisation. & they will be available to use at each stage instantly. (  $C_4$  need not be computed it will not be required in any stage for addition )

$S_i = A_i \oplus B_i \oplus C_i$   
 $\Rightarrow (P_i \oplus C_i)$



Carry lookahead adder } for '4' bit nos. =

→ Carry lookahead generator:- It is the circuit inside CLA which is used to generate  $(C_1, C_2, C_3)$  using  $G_i$  &  $P_i$  (  $G_i, P_i$  &  $C_0$  ).

(59) Hybrid adder:-

Date.....

Ripple carry adder:-

(i)

Adv:-

(a) Simple to design & cheaper

(ii) disadv:-

→ slower

Carry lookahead adder:-

(i)

Adv:-


(a) faster

(ii) disadv:-

(a) complex to design & costly.

→ So, to compensate their disadv. we design a hybrid adder. { by combining properties of both of them }


ex:- To add two 8bit binary nos., we can add <sup>CLA</sup> using ~~CLA~~ LS least significant 4 bits of both nos. & then the carry generated i.e.  $c_4$  will be saved & then again  $c_4$  will act as  $c_0$  to next 4-bits & then CLA will be use to add them.




This process will not be as costly as 8bit Ripple Carry adder & not as slow as Ripple Carry adder.  
because it is acting as 4 bit CLA (not 8 bit)

→ It is acting as RCA because for most significant 4-bits we are waiting for the carry. ( $c_4$ ).


Date: ..... moving from previous stages



Ripple Carry adder



Carry is directly given to each stage  
Carry LA




Hybrid adder

two - 9 bit nos. each added using 9 bit CLA & for most significant 9 bit there is a wait for C4, S2 ripple carry.

(55) Serial adder:-


→ It comes under sequential circuit.



→ both binary nos. are stored in i/p registers

- Shift i/p & o/p registers are shift registers.
- Carry is stored in the memory & then used in adding

→ First LSB of two nos. are added & sum  $(S_0)$  is stored in o/p reg. & carry in memory then both the i/p registers are shifted right & the process is repeated.




→ It is called serial because it is adding one bit after the other.  $\neq$  ~~gt~~

→ It is very slow (slower than any other adder)

→ But, it is cheaper because only one full adder is required.

(50) Binary adder/subtractor:-

Date.....



Case - 1

→ If  $X=0 \Rightarrow$  then  $B_i \oplus X = B_i$  (ie. the o/p of ex-OR gates are the i/p's  $B_i$  itself)

⇓

(then adder perform sum of two nos.)

Case - 2

→ If  $X=1 \Rightarrow$  then  $B_i \oplus X = \overline{B_i}$  (i/p  $B_i$  are complemented)

⇓

All the bits are complemented i.e. 1's complement of 'B'

→  $A + (\text{1's complement of } B) + 1$  (because  $C_0$  is also 1)

⇓

( $A + 2$ 's complement of  $B$ )

⇓

$A - B \Rightarrow$  gn 2's complement no. system.


\*\*\* → So, binary adder acts as subtractor as well

\*\*\* → Thus all the basic mathematical oper<sup>n</sup> can be performed using a single circuit.

# Other operations performed by same CK:-

A	B	X	function
(a) BCD (3)	0011 (3)	0	BCD → EX-3
(b) EX-3	0011 (3)	1	EX-3 → BCD
(c) 1001 (9)	BCD	1	9's Complement of BCD.
(d) 1010 (10)	BCD	1	10's Complement of BCD.

(57) BCD adder:-



→ In case of addition of two BCD nos. the opp is invalid when:-  
 (i) carry is generated (ie.  $C_0 = 1$ )  
 or  
 (ii)  $sum > 9$

→ For these invalid ops connection is done, by giving a inp of '6' (0110) to 2nd binary adder if '6' is added

→ Else (0000) will be given as inp to 2nd binary adder.

# Cases when correction is required: Date.....

(i) When  $S_4 S_3 S_2 S_1 > 9$

	$S_4$	$S_3$	$S_2$	$S_1$	$f$
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1

$\rightarrow f$  should always give value 1 when sum  $> 9$  else '0' if  $\downarrow$  represent that sum  $> 9$

Q. K-map for 'f' :-

	$S_4 S_3$	00	01	11	10
$S_2 S_1$	00		1		
	01		1		
	11		1	1	
	10		1	1	


$\Rightarrow f = (S_4 S_3 + S_4 S_2)$

ie. either  $S_4, S_3$  should be '1' or  $S_4, S_2$  should be '1' for sum to be  $> 9$

(ii) when  $C_4 \rightarrow C_9 = 1$


$F = 1$

So, BCD adder will become:-



(58) Invalid Combinations for BCD Adder:-

→ Invalid combinations possible at i/p of BCD adder.



{ where A & B are 4 bit nos }

$$\left( \begin{array}{l} \text{Invalid combinations} \\ \text{of 'A' \& B} \end{array} \right) = \left( \begin{array}{l} \text{Total combinations} - \\ \text{valid comb} \end{array} \right)$$

$$\Rightarrow 16 \times 16 - (10 \times 10) \Rightarrow \underline{156} \quad \text{XXX}$$

$\downarrow \qquad \downarrow$   
 (0-9 for A) (0-9 for B)


Sq

Invalid Comb <sup>n</sup> of two BCD nos. A & B	=	156	XXX
---	---	-----	-----

(59) 2-bit Comparator:-


→ Instead of using convention method (or Brute force) to compare two nos. of two bits by writing all possible 16 comb<sup>n</sup>, we'll use some other method.

→ In this method both the nos. are compared bit-by-bit. using X-NOR gates i.e. if two bits are equal X-NOR = 1 else 0



2-bit Comparator:-

Let  $A = A_2 A_1$  &  $B = B_2 B_1$



Case 1:-  $(A = B)$

if  $X_2 = 1$  &  $X_1 = 1$

$$\text{ie. } X_1 \cdot X_2 = 1 \Rightarrow (A_2 \oplus B_2) \cdot (A_1 \oplus B_1) = 1$$

Case 2:-  $(A > B)$

if  $(A_2 > B_2)$  or  $(A_2 = B_2 \text{ \& } A_1 > B_1)$

$$\text{ie. } (A_2 \bar{B}_2 + X_2 \cdot A_1 \bar{B}_1)$$

$$\Rightarrow (A_2 \bar{B}_2 + (A_2 \oplus B_2) \cdot A_1 \bar{B}_1)$$

Case 3:-  $(A < B)$

if  $(A_2 < B_2)$  or  $(A_2 = B_2 \text{ \& } A_1 < B_1)$

$$\text{ie. } (\bar{A}_2 B_2 + X_2 \cdot \bar{A}_1 B_1) \Rightarrow (\bar{A}_2 B_2 + (A_2 \oplus B_2) \bar{A}_1 B_1)$$




(60) 3, 4 bit Comparators:-

(i) 3-bit

$$A = A_3 A_2 A_1$$

$$B = B_3 B_2 B_1$$

$$C = C_3 C_2 C_1$$

Case 1:- (A = B)

$$X_3 \cdot X_2 \cdot X_1 = 1$$

Case 2:- (A > B)

$$A_3 \bar{B}_3 + X_3 \cdot A_2 \bar{B}_2 + X_3 X_2 A_1 \bar{B}_1 = 1$$

Case 3:- (A < B)

$$\bar{A}_3 B_3 + X_3 \bar{A}_2 B_2 + X_3 X_2 \bar{A}_1 B_1 = 1$$





(ii) 4-bit Comparators:-

$$A = A_4 A_3 A_2 A_1$$

$$B = B_4 B_3 B_2 B_1$$

Case 1:- (A = B)

$$X_4 \cdot X_3 \cdot X_2 \cdot X_1 = 1$$



→ EX-NOR gate is used for comparison or designing comparator

Date.....

Case - 2 ( $A \geq B$ )

$$X_4 \left( A_4 \bar{B}_4 + X_9 \cdot A_3 \bar{B}_3 + X_9 \cdot X_3 \cdot A_2 \bar{B}_2 + X_9 \cdot X_3 \cdot X_2 \cdot A_1 \bar{B}_1 \right) = \underline{\underline{1}}$$

Case - 3 ( $A < B$ )

$$\left( \bar{A}_4 B_4 + X_4 \bar{A}_3 B_3 + X_4 X_3 \bar{A}_2 B_2 + X_4 X_3 X_2 \bar{A}_1 B_1 \right) = \underline{\underline{1}}$$

→ This method is better than tabular method in which for 4-bit comparison the no. of entries will be 256.

(61) Analysing the cases of comparators:-

→ for two binary nos. of 2-bit each.

- |       |         |           |
|-------|---------|-----------|
| (i)   | $A = B$ | → 4 cases |
| (ii)  | $A < B$ | → 6 cases |
| (iii) | $A > B$ | → 6 cases |
- total comb<sup>n</sup>s possible =  $2^{2n} \Rightarrow (2^4 = 16)$

→ for two binary nos. of n-bit each:-

- |       |                                |                                  |
|-------|--------------------------------|----------------------------------|
| (i)   | No. of cases for which $A = B$ | $= 2^n$                          |
| (ii)  | " " " " " "                    | $A < B = \frac{2^{2n} - 2^n}{2}$ |
| (iii) | " " " " " "                    | $A > B = \frac{2^{2n} - 2^n}{2}$ |

(63) Time complexity of Ripple carry adder:- Date.....

Time complexity =  $O(n \times T_{FA})$

↓                      ↓  
no. of stages              time taken by '1' full Adder  
no. of bits in nos.

⇒  $\text{Time complexity} = O(n)$  ⇒ assuming  $T_{FA} = k$

(64) Time complexity of carry-lookahead adder:-

→ In carry lookahead adder the most time consuming operation is finding 'C<sub>4</sub>'. While the value of C<sub>4</sub> is calculated the value of C<sub>3</sub>, C<sub>2</sub>, C<sub>1</sub> will already be calculated because they require less computation.

$$C_4 = C_0 P_0 P_1 P_2 P_3 + C_0 P_1 P_2 P_3 + C_1 P_2 P_3 + C_2 P_3 + C_3$$

↳ for 4-bit nos.


xxx  
→ And in C<sub>4</sub> also the 1<sup>st</sup> term will decide the time complexity of C<sub>4</sub> & since C<sub>4</sub> decides the time complexity of CLA the entire time complexity of CLA depends on the 1<sup>st</sup> term.

→ The no. of variables in 1<sup>st</sup> term of C<sub>n</sub> while adding two 'n' bit nos. will be '(n+1)'.

xxx  
→ The time depends on type of 'AND' gate used for 1<sup>st</sup> term i.e. how many fan-ins fan-ins are there in AND gate. (ex. AND gate with 2 fan-in is slower than 3-fan-ins), because lower fan-ins ↑ the no. of levels.

Spiral

→ The time complexity depends on no. of levels.



→ AND gates with fan-in = k & no. of bits in no. that are added = n.

$$\frac{n+1}{k^L} = 1$$

$$\Rightarrow k^L = n+1 \Rightarrow L = \log_k(n+1)$$

→ No. of var. in 1<sup>st</sup> term of  $v_n = n+1$

where L = no. of levels

Total time =  $\log_k(n+1) \times T_{\text{and}}$   
 (time for each AND gate)

Time Complexity =  $O(\log_k(n+1))$  } assuming  $T_{\text{and}}$  as const. 'k'

k = fan-in of AND gate  
 n = no. of bits in the numbers

→ As k (ie fan-in) ↑ then time complexity ↓.

→ This is assumed obtained assuming the OR gate has 'n+1' fan-in. (for n+1 terms in  $C_n$ )

→ If fan-in of AND gate is 'b' & OR-gate is 'a' then,

Time Complexity =  $O\left(\log_b(n+1) + \log_a(n+1)\right)$


## (4) Sequential Circuits

Date...05/03/19

### (1) Introduction to sequential ckt:-

→ The external o/p of seq. circuit depends on ~~exten~~ external i/p's & on present contents of "memory elements"

→ The present contents of the memory elements are called present state & the new contents of memory elements are obtained by taking external i/p's & present state; this is called next state.



(Seq. circuit)

### (2) Latch & flip-flop:-

#### → 1-bit memory cell:-

A memory element is some medium in which one bit of inform can be stored or retained until necessary, & can be replace there after its contents can be replaced by new values


→ The basic binary or digital memory ckt. is known as "flip-flops". Million & billions of ff are used to build a memory device like <sup>RAM</sup> ~~RAM~~

→ It has 2 stable states which are known as '1' or '0'. so it is also called "bistable Multi-vibrator".

Spiral

→ To build ROM Encoder & ROM matrix can be used & only read can be performed, but RAM are made up of flip-flops, so read & write can be performed. Date.....

### # Latch (or Lock) :-




There is no i/p lines / o/p lines for this ckt, i.e. it can either lock to '0' (on latch '0') on lock '1'. (Q/Q-bar to value of Q 'Q' if Q=1, 1 is locked)

→ Latch does not have any i/p or o/p, i.e. values can not be changed ~~at~~ <sup>by</sup> the user.

### (3) S-R flip-flop:-

→ To a latch if i/p can be given by a user & o/p is received accordingly then it becomes a flip-flop.



→ O/p 'Q' of next state i.e.  $Q_{n+1}$  depends on i/p  $S, R$  & O/p of present state  $Q_n$ .

Spiral i.e.  $Q_{n+1} = f(S, R, Q_n)$

Truth table: Characteristic table:


S	R	Q <sub>n</sub>	Q <sub>n+1</sub>	
0	0	0	0	} Latch mode
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0	1	} set
1	0	1	1	
1	1	0	∅	} invalid { because values of Q <sub>n+1</sub> & Q <sub>n</sub> are always '1' is not of Q <sub>n</sub> when S & R = 1, which is invalid? =
1	1	1	∅	

So, S-R ff can be used only in 3 - modes  
 ie. Latch, Reset & Set,

S-R ff. is invalid when S=R=1, (disadv. of S-R ff.)

SR	00	01	11	10
Q <sub>n+1</sub>	0	0	∅	1
Q <sub>n</sub>	1	1	∅	1

$$Q_{n+1} = S + Q_n \bar{R} \Rightarrow \text{(Characteristic eqn)}$$



Excitation table:- { what is i/p should be given so, that the o/p behaves the given way }


$Q_n$	$Q_{n+1}$	S	R
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	0

{ i/p's are also called the excitation }

Function table:- { Minimized characteristic table, i.e. o/p is the function of present state o/p. }

S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	0

(9) Clocked flip-flop:-





→ when clock is '0' s-r f.f always works in latch mode.

→ Clocked flip-flop is used to avoid noise or interference which is encountered during data signal transmission. Instead of activating ff all the time during transmission we activate it for small time, so that Prob. of noise or interference is less & that is where clock is needed.



→ Op of a clocked ff. will depend only when the clock is triggered (or transparent mode) else o/p will be constant (latch mode), i.e. o/p will not depend on i/p.

Types of clock-triggering:-


(i) +ve - level




(ii) -ve level



(iii) +ve - edge





transparent mode      Latch mode




Spiral

-ve edge





→ Edge-triggering are better than level triggering because the ff are in transparent mode for very less amount of time thus chances of getting noise or interference is very low.

(5) positive level triggered :-



→ One more benefit of clock triggering is it takes care of uneven delays in the i/p present in transparent mode.

(6) Edge triggered :-# +ve - edge triggered :-(7) J-K flip-flop :-

$\rightarrow$  J-K ff is same as S-R ff (ie.  $J=S$  &  $K=R$ ). Only diff. is that it is also defined for  $J=K=1$  (which is invalid in S-R). ~~the ff. performs~~

$\rightarrow$  The J-K ff performs complementation for  $J=K=1$


function table :-

J	K	$Q_{n+1}$
0	0	$Q_n \rightarrow$ latch
0	1	0 $\rightarrow$ Reset
1	0	1 $\rightarrow$ set
1	1	$\bar{Q}_n \rightarrow$ Complement.

Characteristic table:-


J	K	$Q_n$	$Q_{n+1}$	
0	0	0	0	Latch
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	1	Complement
1	1	1	0	

Char. eqn:-



So,  $Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$   
 Char. eqn

Realisation:-





→ No. of states in state diag. of ff. is always # '2' i.e. '0' & '1' Date.....

Excitation table :-

$Q_n$	$Q_{n+1}$	J	K
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	0

# State diagram :-




→ when J & K are (0,0) or (0,1) & the ff. is in state '0' then it will remain in state '0'. ↖ later ↖ Reset

→ when J & K are (1,0) or (1,1) & the ff. is in state '0' it will go to state '1'. ↖ Set ↖ Complement

→ The initial state of the transition table/state diagram can be either state '0' or state '1'.

(8) T-flip flop (Toggle ff) Date.....



} both J & K are made a single i/p 'T'

#func<sup>n</sup> table:

T	Q <sub>n+1</sub>
0	Q <sub>n</sub> → latch
1	$\bar{Q}_n$ → complement

#char. table

T	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0
0	1	1
1	0	1
1	1	0


#Excitation table:

Q <sub>n</sub>	Q <sub>n+1</sub>	T
0	0	0
0	1	1
1	0	1
1	1	0

#char. eq<sup>n</sup>:


$$Q_{n+1} = \bar{T}Q_n + T\bar{Q}_n = T \oplus Q_n$$

Realisation




→ There are only two operations latching & complementing that is why it is called toggle ff.

State diag:



} only one i/p i.e. T

(9) D-flip flop:-



# function table:-

D	Q <sub>n+1</sub>
0	0
1	1

# characteristic table:-

D	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0
0	1	0
1	0	1
1	1	1

# Excitation table:-

Q <sub>n</sub>	Q <sub>n+1</sub>	D
0	0	0
0	1	1
1	0	0
1	1	1


# Char. eq<sup>n</sup>:-  $Q_{n+1} = D\bar{Q}_n + DQ_n$

$Q_{n+1} = D$

→ It's giving the same o/p (ie. 'D') as the i/p, after some delay, this is why it is called D-fl.

→ D-fl has got lot of appl<sup>n</sup> like acting as delay device for uneven propagn delays

# State diag.:-



only one i/p D

→ when value of fl. is 0 & value of D is 1 then value of fl. will be 1

(10) Example on flip-flop :-

(Q) If char. eqn of a flip-flop is  $Q_n = \bar{X}_1 \bar{Q} + X_2 Q$   
 define the behaviour of this.

⇒ Make func<sup>n</sup> table using the given eqn

$X_1$	$X_2$	$Q_n$	
0	0	1	→ set
0	1	$\bar{Q}$	→ Toggle
1	0	Q	→ Latch
1	1	0	→ Reset.


Char. table (using func<sup>n</sup> table)

$X_1$	$X_2$	Q	$Q_n$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

# Excitation table :-

Q	$Q_n$	$X_1$	$X_2$
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	0


State diag:-



\*\*\*  
 State diag. is easy to draw with the help of char. table

(II) Example On flip-flop (2):-

(Q) Consider the following realisation. & Construct excitation table.



$$\text{char. eqn} = \overline{AB + BQ + AQ} = Q_n$$

Funcn table:-

A	B	Q <sub>n</sub>
0	0	0 → set
0	1	Q
1	0	Q
1	1	1

Annotations: 'latch' is written next to the Q values in the second and third rows. 'Reset' is written below the fourth row.

Char. table:-

A	B	Q	Q <sub>n</sub>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

excitation table:-

Q	Q <sub>n</sub>	A	B
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	0
0	0	1	0
1	1	0	1

⇓ excitation table

Q	Q <sub>n</sub>	A	B	X
0	0	0	0	0
0	1	1	1	1
1	0	0	0	0
1	1	0	0	0

Annotations: 'X' is written above the last column. A note says: 'both A & B can't be 0 (don't care)'. There is a checkmark below the table.

→ Conversion of one ff to other is done because only some type of ffs are manufactured.

Date.....

(12) Introduction to ff inter conversion.

# Conversion of given ff to another ff :-

- (i) Get the char. table of the target ff.
- (ii) Replace the next state using excitation of the given ff. (Replace  $Q_{n+1}$  by  $\#$  of given ff.)
- (iii) Obtain the expressions for the i/p of given ff & realise them.


ex:- Convert J-K ff to T.

→ char. table for T :-



T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

⇒ Excitation of JK


T	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	0
0	1	0	0	1
1	0	1	1	0
1	1	0	0	1



→ Now, simplify & realise 'J' & 'K' in terms of  $T$  &  $Q_n$ .



So,



T ff Using J-K

Ex:- Convert T ff to JK:-

⇒ char. table for JK:-

J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


Excitation for T

J	K	$Q_n$	$Q_{n+1}$	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	1


⇒ Now, characteristic eqn for 'T' in terms of J, K &  $Q_n$ .

$Q_n$	JK	00	01	10	11
0				1	1
1			1	1	

$$T = Q(J\bar{Q}_n + KQ_n)$$



T Using J-K



Q13) (13) Inter Conversions of ff example 1 :-

(Q) A New ff,  $X_1, X_2$  has char. eq<sup>n</sup>  $Q_n = \bar{X}_1 \bar{Q} + X_2 Q$ .  
Realise it using T-ff.

⇒ char. eq<sup>n</sup> table for T :-

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

⇒

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0


⇒ Char. eq<sup>n</sup> of  $X_1, X_2$  (target ff) :-

$X_1$	$X_2$	$Q_n$	$Q_{n+1}$	Excitation Of T		
				0	$Q_n$	T
0	0	0	1	0	1	1
0	0	1	1	1	1	0
0	1	0	1	0	1	1
0	1	1	0	1	0	1
1	0	0	0	0	0	0
1	0	1	1	1	1	0
1	1	0	0	0	0	0
1	1	1	0	1	0	1

$X_1, X_2$

$Q$	00	01	10	11
0	1	1		
1		1	1	

$$T = (\bar{X}_1 \bar{Q} + X_2 Q)$$



$x_1, x_2$  ff using T ff.

(14) Integer Conversions of ff example 2:-


ex:- given ff.  $x_1, x_2$  & char. eqn  $Q_n = \bar{x}_1 \bar{Q} + \bar{x}_2 Q$   
 Now realise T-ff using  $x_1, x_2$ .

→ char. table of T:-

T	$Q_n$	$Q_{n+1}$	excitator of T	$Q_n$	$Q_{n+1}$	$x_1$	$x_2$
0	0	0		→	0	0	1
0	1	1	0		1	0	0
1	0	1	0		1	0	0
1	1	0	1		0	0	1


(Use char. eqn for this)

Now, Realising T




(for  $x_1$ )

$x_1 = \bar{T}$



(for  $x_2$ )


$x_2 = T$



\*\*\*  
(15)

Enter Conversions of ff example 3:-

(ex:-) An x,y ff is represented by the following state diagram




To realise it using JK-ff, find J & K.

X	Y	Q <sub>n</sub>	Q <sub>n+1</sub>	J	K
0	0	0	0	0	0
0	0	1	1	0	0
0	1	0	1	1	0
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	0	1
1	1	0	0	0	0
1	1	1	1	0	0

excitation of JK

using state diag.




$J = \bar{x}y + x\bar{y}$

for j'

fun K


$Q \backslash xy$	00	01	11	10
0	0	0	0	0
1		1		1

$$K = (\bar{x}y + x\bar{y})$$



(16) Inter Conversion of flip flops ex 9:-

(Q) what is behaviour of following one-input ff 'x'



- (a) D-ff (b) T-ff  
(c) inverted D-ff (d) inverted T-ff.

⇒ It is implementation of T-ff using X-ff.

Char. table for X:-


X	$Q_n$	$Q_{n+1}$	$T(x \oplus Q_n)$
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0

Since ff is depending on T ff so, find T & then using T &  $Q_n$  find ' $Q_{n+1}$ '

D-ff

(17) Intro conversion of flip-flops. ex:-

(a) Same as prev. question



(a) D-ff (b) T-ff

(c) Inverted D-ff (d) Inverted T-ff.

⇒

X	$Q_n$	$Q_{n+1}$	$D(X \oplus Q_n)$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

for  $x=0 \Rightarrow$  latch  
 $x=1 \Rightarrow$  Toggle  
 $\Downarrow$   
 T-ff

$\Downarrow$   
 T-ff

(18) Introduction to counters:-

→ Counters are used to provide accurate timing & control signals

→ These are of two types

(a) Synchronous (b) Asynchronous.

→ In Synchronous counters all the ff. responds to the same clock instances.

→ In Asynchronous counters all the ff. drives the clock of another ff.

→ Synchronous counters are faster than asynchronous counters.

**Spiral**

→ Generally Asynchronous Counters are implemented using T-ff & Synchronous Counters are implemented using D-ff.  
 Date.....

→ Due to simplification in design Asynchronous counters are used in IC design fabrication.


→ The simplified version of synchronous counters is called "Shift Counters"

→ The basic element in shift-counter is D-ff

→ The ring counter & Johnson counter are further simplified versions of Shift Counter.

(19) Asynchronous & synchronous counters:-

Synchronous Counter:-



→ The i/p's I<sub>0</sub> to I<sub>n</sub> can be func<sup>n</sup> of O/p of previous state & ~~they~~ there might be combinational CKts which are used to connect all the i/p's (I<sub>0</sub> to I<sub>n</sub>)

→ propag<sup>n</sup> delay in synchronous counter is:-


$$T_{psyn} = T_{ff} + T_{comb}$$

(propag<sup>n</sup> delay of one ff.)
(propag<sup>n</sup> delay of combinational CKt. used for i/p's)

$T_{clk} \geq T_{p,asyn} \Rightarrow$  prop<sup>n</sup> delay should ~~be~~ always be less than time period of the clock, i.e. Time 1

### Asynchronous Counter

$\rightarrow$  o/p of previous ff will be clock to next ff.



$$\text{propug<sup>n</sup> delay in Asynchronous Counter} = N \times T_{ff} + T_{comb}$$

( ~~$T_{p,asyn}$~~ )

$T_{clk} \geq T_{p,asyn} \Rightarrow$  ie. After applying the 1<sup>st</sup> sig<sup>n</sup>al, atleast wait for " $T_{p,asyn}$ " time before applying the next signal.

### (20) Shift Counters:-

#### gn synchronous Counter:-

$$I_i = f(Q_0, Q_1, \dots, Q_{n-1}) \quad \text{where } i = 0, 1, \dots, n-1.$$

$\rightarrow$  It's design are more complex, because each ~~any~~ i/p's are func<sup>n</sup> of all the o/p's.

→ So, simplifications are done as:-


$$I_i = Q_{i-1}$$

⇒ each i/p depends only one o/p i.e. o/p of previous ff.

ex:  $I_1 = Q_0$   
 $I_2 = Q_1$

where  $i = 0 \rightarrow N-1$

ex:





→ design is simplified

→ Here data is shifted from one ff to next ff. so this is called shift counter.

Now,  $I_0 = f(Q_{N-1})$  { i.e.  $I_0$  is function of o/p of last ff }

if  $I_0 = Q_{N-1}$   
 (Ring counter)


if  $I_0 = \overline{Q_{N-1}}$   
 (Johnson counter)  
 (Twisted ring counter)



⇒ D-ffs are used for all the shift counters.

→ Ring & Johnson are also types of shift-counters.

(21) Mod 2 ring counters :-




Present state		NEXT state
MSB $Q_1$	LSB $Q_0$	
0	0	
0	1	
1	0	
1	1	

⇒ Now to get  $Q_{1N}$  &  $Q_{0N}$  we need to know  $D_0$  &  $D_1$ , but  $D_0$  depends on  $Q_1$  &  $D_1$  depends on  $Q_0$ .

$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$	$D_0$	$D_1$
0	0	0	0	0	0
0	1	1	0	0	1
1	0	0	1	1	0
1	1	1	1	1	1

Annotations:   
 -  $D_0$  is same as  $Q_1$    
 -  $D_1$  is same as  $Q_0$    
 - A circle is drawn around the  $D_0$  and  $D_1$  columns.

State diag. :-




Even though there are 4-states in the state diag. the ring counter can only ~~count~~ do Mod 2 counting. This is because of applying simplification to the shift counter i.e. by making its depends on the opp of prev. state)

**Spiral** → Ideally a N-bit counter should do Mod  $2^n$  counting.

A ~~N~~ N-bit Ring Counter can only do Mod N Counting


Date.....

(22) Mod 3 Ring Counter:-




present state			next state			D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>2N</sub>	Q <sub>1N</sub>	Q <sub>0N</sub>			
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1	0
0	1	0	1	0	0	1	0	0
0	1	1	1	1	0	1	1	0
1	0	0	0	0	1	0	0	1
1	0	1	0	1	1	0	1	1
1	1	0	1	0	1	1	0	1
1	1	1	1	1	1	1	1	1

↓  
 } o/p of D-flf  
 is same as 'D'




→ So, ~~Mod~~ Mod 3 Ring Counter can only have 3 states (out of 8) counting states i.e. either top '3' or bottom '3' (000 & 111) are not counting states.



(pres.)		(next)			
Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>1N</sub>	Q <sub>0N</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	1	1	0	1	0

State diag:-



{ All the states are involved in counting }


\*\*\*  
# twisted ring counter or Johnson Counter, the counting possible is  $\text{mod}(2N)$ .

→ In Johnson counter out of  $2^N$  states ~~2N~~ possible for N-bit " " the no. of counting states are  $\underline{2N}$ .

→ for 2-bit Johnson counter  $2^2 = 2 \times 2$  i.e. all the states are counting states & 2 bit Johnson counter does mod 4 counting.

(29) Mod-6 Johnson Counter:-


Date.....



$$\left. \begin{aligned} D_0 &= \bar{Q}_2 \\ D_1 &= Q_0 \\ D_2 &= Q_1 \end{aligned} \right\}$$

CLK

(Present state)			(Next state)					
$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$	$D_2$	$D_1$	$D_0$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	1
0	1	0	1	0	1	1	0	1
0	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	1	0
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	1	1	0



Counting Mod  $2^N$  is NOT possible with N-bit shift counters because of limitations on i/p.


(25) Mod 4 Gray counter using T-ff Date.....

# Designing a counter using specifications given:-

Steps:-

1. > Get the state table from state diag.
2. > Identify ff to be used & replace the concerned next state using excitation table of associated ff.
3. > Get the expressions for i/p s & realise them.

ex:- Design a synchronous counter for the following using T-ff.



\*\*\*

Since there are 4 states, 2-ffs are needed.

(present)                      (next state)


Q <sub>1</sub> Q <sub>0</sub>		Q <sub>1N</sub> Q <sub>0N</sub>		i/p s (excitation)	
				T <sub>1</sub>	T <sub>0</sub>
0	0	0	1	0	1
0	1	1	1	1	0
1	0	0	0	1	0
1	1	1	0	0	1

→ Use (Q<sub>1</sub> & Q<sub>1N</sub> to get T<sub>1</sub>) & (Q<sub>0</sub> & Q<sub>0N</sub> to get T<sub>0</sub>)

Now <sup>Realise</sup> T<sub>1</sub> & T<sub>2</sub> in terms of Q<sub>1</sub> & Q<sub>0</sub>.


$$T_1 = \bar{Q}_1 Q_0 + Q_1 \bar{Q}_0 \quad , \quad T_2 = \bar{Q}_1 \bar{Q}_0 + Q_1 Q_0$$

$$T_1 = Q_1 \oplus Q_0 \quad \quad T_2 = Q_1 \odot Q_0$$



→ In the counter given in each state only 1-bit is changing so, it is called gray code counter.  
Or Mod 4 Gray Counter.

(26) Mod 4 Gray Counter using d-ff :-




→ state table :-

Present		Next			
Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>1n</sub>	Q <sub>0n</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	1	1	0	1	0

$$D_1 = \bar{Q}_1 Q_0 + Q_1 Q_0 \rightarrow Q_0$$

$$D_0 = \bar{Q}_1 Q_0 + \bar{Q}_1 \bar{Q}_0 \rightarrow \bar{Q}_1$$




\*\*\*  
→ since this implementation of mod 4 Gray counter using D-ff req. less NO comb<sup>n</sup> ckt compared to T-ff implementation, so this is popularly one

→ generally Synchronous

Date.....


(27) Mod 4 Gray Counter using D & T FFs:-



$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$	$D_1$	$T_0$
0	0	0	1	0	1
0	1	1	1	1	0
1	0	0	0	0	0
1	1	1	0	1	1


$$D_1 = \bar{Q}_1 Q_0 + Q_1 Q_0 \Rightarrow Q_0$$

$$T_0 = \bar{Q}_1 \bar{Q}_0 + Q_1 Q_0 \Rightarrow Q_0 \oplus Q_1$$



(28) Counter using two diff. ffs:-

(Q) Consider the following state diagram which is to be designed using T-ff for MSB & xy for LSB, the behaviour of xy is given below.






x	y	$Q_n$
0	0	0
0	1	0
1	0	0
1	1	1

⇒ state table :-


$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$	$T_1$	$x$	$y$
0	0	1	1	1	1	0
0	1	1	0	1	0	0
1	0	0	0	1	0	0
1	1	0	1	1	0	1

⇒ from given functions  
table of x y

$T = 1$



\*\*\*\*  
(29) Model on analysis of counting states & sequence generations :-



Clock

Spiral


$Q_{0N} = D_0 = Q_1 \oplus Q_2$   
 $Q_{1N} = D_1 = Q_0$   
 $Q_{2N} = D_2 = Q_1$

\*\*\*

⇒ state table :-


$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	1	0

State diagram :-



(Q1) How many states are there in modular counting?  
 ⇒ 7 { mod 7 }

(Q2) given that 000 is initial state what is the state after 4-clock cycles & 10 clock cycles




ex: after 25 clock cycles :-

$(21+4) \Rightarrow 4 \text{ cycles} = \underline{111}$


~~xxx~~  
 (29) If initial state is 001 & o/p is tapped at  $Q_2$  then what is the o/p?

⇒ Single tapping is done at  $Q_2$  All the MSBs MSBs will be selected then




⇓  
 this will keep on repeating (we'll get a seq.)

⇒ Tapping the o/p at  $Q_1$ :-



⇒ Tapping at  $Q_0$ :-




→ Since seq. are generated thus counters can also be act as sequence generators.

~~xxx~~  
 (30) Deriving the clock frequency:-

(Q) Which of the following clock freq. ensures proper counting.

- (a) 90 MHz (b) 60 MHz (c) 90 MHz (d) 300 MHz.



clk  
 Spiral  $T_{ff} = 15ns, T_{comb} = 5ns$  ⇒ given

→ Counter can't perform as counting the do Modular counting.

Date.....

⇒  $T_{ff}$  = propagation delay of ff.  
 $T_{comb}$  = " " " " Combinational ckt.

⇒ for proper counting:-

$T_{clock} \geq T_{pd\ syn}$   
 (propag'n delay of syn. counter)

$T_{pd\ syn} = T_{ff} + T_{comb}$

⇒  $15\ ns + 5\ ns$   
 ⇒  $20\ ns$

$T_{clock} \geq 20\ ns \Rightarrow \text{freq. of clock} = \frac{1}{20\ ns}$

⇒  $\frac{1000}{20} \times 10^6\ Hz$


⇒  $50\ MHz$  } check the option which is less than  $50\ MHz$  }

(31) self-starting & free running:-

On the basis of state diag. counters are of two types:-


(i) Self-starting counter:- A counter is said to be self-starting if it is possible to enter counting loops irrespective of the initial state.

ex:-



⇒ { No matter which is the initial state, it will always be in counting loops }

ex:-




⇒ { if initial state is 00 then it will never enter the counting loop }

**Spiral**

(ii) Free running counter :-


⇒ A counter is said to be free running if it contains all possible states in the counting loop.

ex: (a)




(Free running as well as self starting)

ex: (b)



Neither free running nor self-starting

ex: (c)



(Counting loop)

→ Not free running because all the states are not in counting loop.

→ Self-starting, because after few clock cycles the counter will enter the counting loop.  
 { In worst case counter will enter counting loop after two clock cycles }

##

Every free-running counter is self-starting counter but inverse is not true.


##

If a counter is not self-starting then it also not free-running.



(32) Example on self-starting & free-running :-

(Q) Identify the following counter is self-starting or free running.



$$Q_{0N} = T_1 = 1$$


$$Q_{1N} = 1$$

$$T_1 = Q_0$$

$$T_0 = Q_1 \oplus Q_0$$

state table:-


Present		Next		T <sub>1</sub>	T <sub>0</sub>
Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>1N</sub>	Q <sub>0N</sub>		
0	0	0	1	0	1
0	1	1	1	1	0
1	0	1	0	0	0
1	1	0	0	1	1



⇒ It is neither self-starting nor free-running.

(33) Counter using 3-diff FFs :-

Q1 Consider the following counter, initially  $Q_2, Q_1, Q_0 = 000$



(1) What will be the state after 4 clocks

- (a) 000 (b) 010 (c) 011 (d) 101

xxxx

(2) Modulus of the counter,

- (a) 4 (b) 5 (c) 6 (d) 7


$$\begin{cases} K=1, J=\bar{Q}_2 \\ D=Q_1 \\ T=Q_1 \end{cases}$$

=>

$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$	J	K	D	T
0	0	0	1	0	0	1	1	0	0
0	0	1	0	0	1	0	1	0	0
0	1	0	1	0	1	1	1	0	1
0	1	1	0	0	0	0	1	0	1
1	0	0	0	1	0	1	1	1	0
1	0	1	0	1	1	0	1	1	0
1	1	0	0	1	1	1	1	1	1
1	1	1	0	1	0	0	1	1	1

$K=1, J=$   
state diag

mod 5




Spiral

Not free-running & Not self-starting

(39) Example on combinational ckt. & FF:-

(Q) Consider the following counter, if  $P=0$ , the counting seq. of AB is.



$\Rightarrow$  A is MSB & B is LSB

$$D_A = (\bar{P}\bar{A} + AB)$$

$$\& D_B = P\bar{B} + \bar{P}A$$


$$D_A = \bar{A} \quad \{ \because P=0 \}$$

(NAND-NAND)  $\leftrightarrow$  AND-OR

$$\Rightarrow D_B = A \quad \{ \because P=0 \}$$

A	B	$A_n$	$B_n$	$D_A$	$D_B$
0	0	1	0	1	0
0	1	1	0	1	0
1	0	0	1	0	1
1	1	0	1	0	1

state table:-



Mod 2 Counter


$\Rightarrow$  It is self-starting but not free running

Spiral


(35) Introduction to Asynchronous Counter:-

- Asynchronous Counter are also called as ripple Counter.  $\left. \begin{array}{l} \text{Op of prev. ff is clock to next ff.} \\ \text{The basic ff is T \& basic counting is} \\ \text{binary up \& counting. \{ other ffs. can also be} \\ \text{used} \end{array} \right\}$
- The up counters are used for implementing incrementation.
- Due to simpler design asynchronous counters are prefer preferred in IC Counter fabrication.
- ~~Op to prev.~~
- IC 7490 is decade counter i.e. Mod 10 Counter.
- IC 7492 is hexadecimal counter i.e. Mod 16 Counter.

(36) Mod 8 up counter:-



Timing diag:-



$$\text{Time period } (Q_0) = 2 \times T_{clk}$$

$$\text{Time period } Q_0 = 2 \times T_{clk}$$

$$\text{freq. } Q_0 = \frac{1}{2} \times f_{clk}$$

$$\text{Time period of } Q_1 = 4 \times T_{clk}$$

$$\text{freq. of } Q_1 = \frac{1}{4} \times f_{clock}$$

$$\text{Time period of } Q_2 = 8 \times T_{clk}$$

$$\text{freq. of } Q_2 = \frac{1}{8} \times f_{clk}$$

Each ff. individually acts as a Mod 2 counter  
 ie. each <sup>Counts</sup> counting 2 clock cycles a ↓

→ AND combining 3 Mod-2 counters we'll get  
Mod 8 counter.

→ Each T-ff is going to toggle depending  
 one o/p of prev. ff.  
 ie.

$$Q_{2N} = \overline{Q_0}, \text{ for every clock}$$

$$Q_{1N} = \overline{Q_1}, \text{ when } Q_0 : 1 \rightarrow 0 \text{ (high to low) } \left. \begin{array}{l} \text{-ve edge} \\ \text{trigger} \end{array} \right\}$$

$$Q_{2N} = \overline{Q_2}, \text{ when } Q_1 : 1 \rightarrow 0$$


→ (Q<sub>0N</sub> toggle at each clock)

Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>2N</sub>	Q <sub>1N</sub>	Q <sub>0N</sub>
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

Q<sub>1N</sub> is toggling when  
 Q<sub>0N</sub> goes from 1 to 0  
 else latch mode

→ Q<sub>2N</sub> is toggling  
 when Q<sub>1N</sub> goes from  
 1 to 0


Spiral



→ It is free-running as well as self-starting.


→ Mod 8 counting. {Mod 8 up counting}

→ In the Mod 8 up counter shown, if clock is changed to  $\bar{Q}$  of clock is made the clock it will be same as "Mod 8 up counter"



(37) Mod 4 up counter:

[Q] What kind of counting does the following counter is performing? Is it self-starting or free running?



⇒  $(T_0 \& T_1 = 1)$  ,  $Q_{n+1} = \bar{Q}_n$  for  $n=0$

$Q_{n+1} = \bar{Q}_0$  , for every clk


$Q_{n+1} = \bar{Q}_1$  , when  $Q_0 : (0 \rightarrow 1)$  or  $Q_0 : (1 \rightarrow 0)$

state-table:-

$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

$Q_{0N}$  is  $\bar{Q}_0$  for every clock  
 $Q_{1N}$  is toggling when  $Q_0$  changes from 1 to 0.


state diag:-



It is free running & self-starting.

Mod 4 up Counter

(38) Mod 4 down Counter:-




$Q_{0N} = \bar{Q}_0$ , for every clock

$Q_{1N} = \bar{Q}_1$  when  $Q_0: 0 \rightarrow 1$

~~xxx~~ because it is the edge trigger (not the 0)


⇒

$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$
0	0	1	1
0	1	0	0
1	0	0	1
1	1	1	0



Mod 4 down Counter


(39) Mod 8 random counter:-



Qf the initial state  $Q_2 Q_1 Q_0 = 101$  what will be the state after 4 clock cycles?

$Q_{0N} = \bar{Q}_0$  ; for all clock cycles } the edge }  
 $Q_{1N} = \bar{Q}_1$  ; when  $Q_0 : 0 \rightarrow 1$   
 $Q_0 : 1 \rightarrow 0$   
 $Q_{2N} = \bar{Q}_2$  ; when  $Q_1 : 0 \rightarrow 1$

$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$
0	0	0	0	0	1
0	0	1	1	0	0
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	1	1	1
1	1	1	1	0	0



Mod 8 random counter

(40) Applications of FF:-


Date.....

1) Shift registers:- used as "sequential memory"  
ex:- Accumulator in  $\mu p$  is made up of FFs.

2) Counters:- (i) used to count no. of pulses  
(ii) used as frequency divider (frequency of clocks gets divided in asynchronous counters)

(41) 3-bit shift registers:-

→ 3-bit shift reg. requires 3 D-FF.



CLK	st/p	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	-	0	0	0
1	1 →	1	0	0
2	0 →	0	1	0
3	1 →	1	0	1

This will be serial o/p on shift reg.

→ No. of clocks req. to put 3-bit data on.

Shift reg. is '3'

⇒ i/p are given serially

→ for N-bit data, to put on shift reg. ~~no.~~  
no. of clocks req. =  $O(N)$

Spiral

→ To get the o/p in serial manner:-

CLK	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	o/p
0	1	0	1	1
1	0	1	0	0
2	0	0	1	1

} → initially LSB is already present at o/p  
 } → we get the o/p in 2 }  
 } clock cycle.


→ So, NO. of clock cycles req. to get o/p serially from a shift reg. =  $O(n-1)$

for  $n$ -bit shift reg.

So, total no. of clock pulses req. to store & get the word in serial i/p & serial o/p manner =  $(n + n-1) \Rightarrow 2n-1$

⇒ for parallel i/p & parallel o/p the no. of clock pulses req. to store & get the data = 1


but it does not form a shift reg.



( give the i/p at each i/p port & get the o/p in 1 clock cycle )

(42) In Example 1 on the shift right register.

(Q) In the following right shift register, determine the no. of clocks req. to bring it to the final initial state of '1001'.



Serial ip will be  
O/p of EX-OR i.e.  
 $Q_2 \oplus Q_1 \oplus Q_0$


CLK	serial ip	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	—	1	0	0	1
1	1 (o/p of EX-OR)	1	1	0	0
2	1	1	1	1	0
3	0	0	1	1	1
4	1	1	0	1	1
5	0	0	1	0	1
6	0	0	0	1	0
7	1	1	0	0	1

(7) ⇒ 7 clocks

→ So, 7 clocks are required to bring it to initial state 1001

(Q) Binary to gray converter:-

(Q) Determine the function of following CKT.



assuming initially o/p of ff = 0  
Date.....


- The 1<sup>st</sup> o/p will be =  $0 \oplus b_3 = b_3$       1<sup>st</sup> Clock
- " 2<sup>nd</sup> " " " " =  $b_3 \oplus b_2$       2<sup>nd</sup> "      2<sup>nd</sup> "      }
- " 3<sup>rd</sup> " " " " =  $b_2 \oplus b_1$       3<sup>rd</sup> "      }
- " " " " " =  $b_1 \oplus b_0$       4<sup>th</sup> "      }
- All the other o/p's are 0.

→ So, if  $[b_3 | b_2 | b_1 | b_0]$  is binary no. then  $[b_3 | b_3 \oplus b_2 | b_2 \oplus b_1 | b_1 \oplus b_0]$  represents equiv. gray code.

∴ So, the ckt is binary to gray converter.

(Q5) finding 2's complement:-

ex:- what is the func<sup>n</sup> of following ckt?



⇒  $R=0$  (always) ∴ So

S	R	
0	0	→ latch →
1	0	→ set

Comb<sup>n</sup> of  $S=R=ff$ .

xxx → If initially o/p of SR ff is '0' then, if  $S=0$  the o/p will always be '0' {latch mode}

xxx → once ~~a~~  $S=1$  then o/p will be '1' (set state)

**Spiral** & after that o/p will always be '1' no matter what<sup>evr</sup> the value of 'S' is.

~~After first~~

~~After 5th clock  $\Rightarrow b_0 \oplus 0 = b_0$   
 After 1st " "  $\Rightarrow$~~

ex:- Let  $b_3 b_2 b_1 b_0 = 0100$   
 then o/p will be  $\Rightarrow \boxed{1100} \Rightarrow 2$ 's Complement =

$\rightarrow$  Once the o/p of ff is '1' it will remain '1' & that leads to complementation of every other bit  
 ie.  $1 \oplus X = \bar{X}$


(47) Gate 2004 on S-R latch:-

(Q) SR latch made by cross coupling two NAND gates.

If  $S=R=0$  then it will result in:-

- (a)  $Q=0, \bar{Q}=1$       (b)  $Q=1, \bar{Q}=0$   
 (c)  $Q=1, \bar{Q}=1$       (d) Indeterminate state.

$\Rightarrow$




$Q=1, \bar{Q}=1$

(48) Gate 2014 on Counter:-

(Q) Let  $K=2^n$ , a ckt. is built by giving the o/p of an n-bit binary counter as i/p to a  $n$ -to- $2^n$  bit decoder. This ckt. is equiv. to:

- (a) K-bit binary up counter      (c) K-bit ring counter  
 (b) " " " down "      (d) " Johnson "



→ depending on o/p of binary counter only one bit will be selected as  $\downarrow$  in o/p of decoder & works same as  $2^n$  bit ring counter.


(Q) Gate 2015 on sequence generation:-

(Q) The Min<sup>m</sup> no. of JK-ff req. to construct a synchronous counter with the count seq.

(0, 0, 1, 1, 2, 2, 3, 3, 0, 0 ---) is


- (A) 0 (B) 1 (C) 2 (D) 3.

⇒



{ Non-determinism }  
for multiple →

→ Because of non-determinism the two-bits are not enough to represent states (00, 01, 10 & 11) so, we need more than two bits, & thus more than two ffs., so three ff. are req. & thus 8-diff. states are possible.



(by adding 0 & 1 resp. to MSB of each consecutive states)


→ so, the seq. given is obtained by tapping only at two o/p's out of 3<sup>n</sup> o/p's of the counter.

(51) Gate 2016 question on seq. generation:-

(Q) we want to design a synch. counter that counts the seq. 0-1-0-2-0-3 & then repeats. The min<sup>m</sup> no. of J-K ff. req. to implement this counter is \_\_\_\_\_

- (a) 1 (b) 2 (c) 4 (d) 5

⇒ Since, states are 0 to 3 lets try with 2 ff.



→ Instead of 1 outgoing edge there are 3 outgoing edge, & so for those 2 extra outgoing edges we need extra-2 ffs.

So, 4-ffs are req.

$$\text{no. of extra ff} = \lceil \log_2 3 \rceil = 2$$

↳ shortcut

→ previous question can also be solved using this shortcut.



ex:-  $(1212)_3 = (?)_{10}$

$\rightarrow \frac{1 \times 3 + 2 = 5}{16 \times 3 + 2 = 50}$   $\Rightarrow \frac{5 \times 3 + 1 = 16}{50}$

(3) Conversion from base 10:-

ex:-  $(11)_{10} \rightarrow (?)_2$

$\rightarrow \begin{array}{r|l} 2 & 11 \\ \hline 2 & 5 \quad 1 \\ 2 & 2 \quad 1 \\ 2 & 1 \quad 0 \\ \hline & 1 \quad 0 \quad 1 \end{array} \quad (1011)_2$

$\rightarrow$  The no. of steps are  $O(\log_2 X)$  where  $X =$  the no. in decimal  
 This will be very high when  $X$  is very big.

Shortcut:-

$\rightarrow$  first try to convert the no. in base  $2^m$  & then from there convert it to binary by pairing  $m$ -bits together.

ex:-  $(32)_{10} \rightarrow (?)_2$

$\rightarrow \begin{array}{r|l} 16 & 32 \\ \hline 16 & 2 \quad 0 \\ \hline & 0 \quad 2 \end{array} \quad (20)_{16} \Rightarrow \left( \begin{array}{|c|c|} \hline 2 & 0 \\ \hline 0010 & 0000 \\ \hline \end{array} \right)_2$

$\Downarrow$   
32

(doing this way will reduce the no. of steps.)  
**Spiral**

\*\*\*

# While converting ~~lower~~ base binary to  $2^m$  always take the nos. from LSB.

ex:  $(1001110111)_2 \rightarrow (?)_{16}$   
 $\downarrow \leftarrow \begin{matrix} \text{from LSB} \\ \text{NOT MSB} \end{matrix}$   
 $(4EF)_{16}$

\*\*\*

# While converting  $2^m$  to binary take either from LSB or MSB:

ex:  $(273)_8 \rightarrow (?)_2$   
 $\downarrow$   
 $(010111011)_2$   
 $\begin{matrix} 2 & 7 & 3 \end{matrix}$

ex:  $(68)_{10} \rightarrow (?)_2$

16	68
16	4 4
	⊕ 4

$(99)_{16} \rightarrow (?)_2$   
 $\Rightarrow$   
 $(010010100)_2$

ex:  $(127)_{10} \rightarrow (?)_2$

32	127
32	3 31
	0 3

$(331)_{32} \rightarrow (?)_2$   
~~00011111~~  
 $(00111111)_2$

(4) Minim no. of bits req. for inter conversion:-

(8) minim no. of bits req. to represent  $(6728)_{10}$  in binary?

⇒  $\forall$  Max<sup>m</sup> value that can be represented in a ~~size~~ <sup>digit</sup> n-base 'x' no. system =  $x^n - 1$

$$\text{So, } 2^n - 1 \geq 6728$$

$$\Rightarrow 2^n \geq 6729 \quad \Rightarrow n \geq \log_2 6729$$

$$\Rightarrow n = \lceil \log_2 6729 \rceil$$

$$\Rightarrow \boxed{n = 13}$$

ex If no. is  $(516)_7$  then no. of ~~bits~~ <sup>digits</sup> req. to represent in base 4?

⇒ 1<sup>st</sup> Convert it to base -10

$$5 \times 7^2 + 1 \times 7 + 6 \times 7^0 \leq 4^n - 1$$

$$\Rightarrow 245 + 13 \leq 4^n - 1$$

$$n = \lceil \log_4 259 \rceil$$

(5) Minim no. of bits req. for inter conversion:-

(9) What is the <sup>32 digit</sup> minim no. of digits req. to represent a decimal no. in binary.

$$\Rightarrow 10^{32} - 1 \Rightarrow$$

largest no. in base 10,  $\Rightarrow 10^{32} - 1$

$$10^{32} - 1 \leq 2^n - 1 \quad \Rightarrow 2^n \geq 10^{32}$$

$$n \geq \log_2 10^{32} \quad \Rightarrow n \geq 32 \times \log_2 10$$

$$n \rightarrow 32 \quad n = \lceil 32 \times \log_2 10 \rceil$$

ex:- 10 digits in base 8 to base 2 then <sup>min.</sup> no. of digits req. in base 2?

$$\Rightarrow 8^{10} - 1 \approx 2^n - 1$$

$$\Rightarrow 2^n \geq 8^{10} \quad n > \lceil \log_2 8^{10} \rceil$$

$$\Rightarrow n = 30$$

ie. each 3-bits in binary is 1 digit in base-8

6) Example 3:-

(Q) If  $(11)_2 + (22)_3 + (33)_4 + (44)_5 = (abc)_6$  then find a, b, c.

$$\Rightarrow (11)_2 \rightarrow (?)_{10}$$

$1 \times 2^1 + 1 \times 2^0 = (3)_{10}$	$(33)_4 = (15)_{10}$
$(22)_3 \rightarrow (8)_{10}$	$(44)_5 \rightarrow (29)_{10}$

$$3 + 8 + 15 + 29 = (55)_{10}$$

6	50
6	8 2
6	1 2
0	1

$$\Rightarrow (122)_6$$

(7) Example 4:-

from the following relation, determine the possible values of 'x'.

$$(123)_5 = (x8)_y$$

$$\Rightarrow (1 \times 5^2 + 2 \times 5 + 3) = (x \times y^2 + 8 \times y) \Rightarrow 35 = xy^2 + 8y$$

$$xy^2 + 8y - 38 = 0$$

$$y = \frac{-8 \pm \sqrt{64 + 152x}}{2x}$$

$$38 = 8 + xy$$

$$xy = 30$$

x	1	2	3	5	6
y	30	15	10	6	5

x (because x < y)

(x8)<sub>y</sub> ⇒ (i) y > 8  
(ii) x < y

{ x → 10 | 15 | 30 }  
{ y → 3 | 2 | 1 }  
(Not possible because x is a single digit)

x	1	2	3
y	30	15	10

So, possible values of x = 1, 2, & 3

(8) Example 5:-

How many values of x & y are possible for (42)<sub>9</sub> = (x3)<sub>y</sub>.

$$\Rightarrow (4 \times 9 + 2) = (xy + 3) \Rightarrow xy = 35$$

(x3)<sub>y</sub> ⇒ (i) y > x & (ii) y > 3

Now

xy = 35	x = 1   5	7   35
	y = 35   7	5   1

Spiral

→ x (because y < x)



(b) roots of  $x^2 - 11x + 22 = 0$

(b)  $\Rightarrow$   ~~$9 - 33 + 22 = 36 - 66 + 22 = 0$~~  by putting '3' & '6' they'll be equal

$\Rightarrow$  let's assume base is 'b'

$\Rightarrow$   $(9)_b - (33)_b + (22)_b = (36)_b - (66)_b + (22)_b = 0$

$\Rightarrow$   $9 - (3b+3) + (2b+2) = (3b+6) - (6b+6) + (2b+2)$

$\Rightarrow$   $8 - b = -b + 2 = 0$

$\Rightarrow$   $\boxed{b=8 \text{ \& } b=2}$ , but 2 is rejected because  $b > 2$

Don't do like this

(c)  $\frac{66}{6} = 11$

$\Rightarrow$  let's base is 'b'

$\frac{6b+6}{6} = b+1 \Rightarrow 6b+6 = 6b+6$

(5)  $x^2 - 11x + 22 = 0$

Product of roots =  $\frac{c}{a}$

$\Rightarrow (3)_b * (6)_b = \frac{(22)_b}{(1)_b}$  { assuming base is b? }

$(3 \times 6) = \frac{(2b+2)}{1}$

$\Rightarrow 18 = 2b+2 \Rightarrow \boxed{b=8}$

$$(c) \frac{66}{6} = 11$$

lets assume base is 'b'

$$\frac{(66)_b}{(6)_b} = (11)_b \Rightarrow \frac{6b+6}{6} = b+1$$

$$\Rightarrow \boxed{b+1 = b+1}$$

$\Rightarrow$  for all values of  $b$   $\left. \begin{array}{l} \text{if } b > 6 \\ \text{if } b = 6 \end{array} \right\} \text{is the no.}$

(11) Example 8 :-

Q In a no. syst., the range of no. numbers are -3 to 3, represented as C, B, A, 0, 1, 2, 3. Express  $(102)_{10}$  in this no. system.

$\Rightarrow$  Since base there are 7 digits thus base is 7

A = -1, B = -2 & C = -3 (since it is -3 to 3)

$\rightarrow$  remainder should be b/w -3 to 3

7	102	
7	15	-3 <del>xxx</del> (because rem. is not possible)
7	2	1
7	0	2

$$(21(-3)) \Rightarrow \boxed{(21C)}$$

~~xxx~~

ex:- for  $(26)_{10}$

7	26	
7	4	-2
7	1	-3
7	0	1

$\Rightarrow$  1CB

→ Base of a no. syst. is called the Radix of that no. syst.

Date.....

(12) Complementary no. system

→ The main reason to introduce complementary no. syst. is to perform subtraction using the same ckt. as for addition.

→ for a Base - b no. system:- (Types of Complements)

(b-1)'s Complement  
(Diminished radix comp.)

(b)'s Complement  
(Radix complement)

for no. 'x' :-  $(b-1)$ 's Diminished radix Compl. =  $(b^n - 1) - x$

→  $(b)$ 's radix complement is :-  $(b^n - x)$

where n = no. of digits in 'x'

ie.  $(b-1)$ 's Diminished radix + 1 = Radix Compl.

→ Note:  $b^n - 1$  is the max no. possible with n-digits with base 'b'

ex:-  $1$ 's Compl + 1 =  $2$ 's Compl.

ex:- base - 2  
 $1$ 's Compl.  $(2^n - 1) - x$   
 $2$ 's Compl.  $(2^n - x)$

base 3  
 $2$ 's Compl.  $((3^n - 1) - x)$   
 $3$ 's Compl.  $(3^n - x)$

ex:- Base - 10 & x = 685, find its 9's Compl.

→  $(10^3 - 1) - 685$


$999 - 685 = 314$  } Subtracting each digit from 9

&  $10$ 's Compl. =  $314 + 1 = 315$

Spiral

ex:-

$(1011)_2$



$\Rightarrow (2^4 - 1) - x$   
 $\Rightarrow (15) - (1011)$   
 $\Rightarrow 1111 - 1011 \Rightarrow$   
0100

~~1111~~ 0100  
 + 1  
0101

2's Compl.:-  
 ⇒ start from LSB & keep every thing as same till find the 1<sup>st</sup> one (including that 1) & after that complement each bit.

ex:- 1011  $\xrightarrow{2's\ Compl.}$  0101

ex:- 1001  $\xrightarrow{''}$  0111

ex:- 011100  $\xrightarrow{''}$  100100

ex:-  $(1239)_{16}$   $\left\{ \begin{array}{l} \rightarrow 15's\ Compl. \\ \rightarrow 16's\ Compl. \end{array} \right.$

$\Rightarrow$  15's Compl.  $\Rightarrow (16^4 - 1) - x$   
 ↓  
 max<sup>m</sup> value of a no. in Hexadecimal with 4 digits

$\Rightarrow$  ffff - 1234  $\{ (15 - 4 = 11(B)) \}$   
 $\Rightarrow$  (EDCB)

16's Compl. =  
 EDCB  
 + 1  
EDCC

(13) Why we use Complements:-

Date.....

(1) In case of diminished radix Compl. no. system:- (ie. (b-1)'s Compl.)

$$X + \bar{X} = X + ((b^n - 1) - X)$$

$$\Rightarrow \boxed{b^n - 1} \Rightarrow \text{it is considered as '0'}$$

for Base-2:-

$$\Rightarrow \boxed{2^n - 1 = \underbrace{111 \dots 1}_{n \text{ times}}} \Rightarrow \text{it is equivalent to '0' in diminished radix Compl. no. syst.}$$

$\Rightarrow$  And also all zeroes ie.  $\underbrace{000 \dots 0}_{n \text{ times}}$  is also '0'

$\Rightarrow$  So, in Comp diminished (b-1)'s Compl. no. syst. '0' is either all 1's or all 0's.

for Base-3:-

$$\rightarrow \text{2's Compl.} \Rightarrow \left. \begin{array}{l} 222 \dots n \text{ times} \\ \Rightarrow 000 \dots n \text{ times} \end{array} \right\} \text{both are '0'}$$

$\Rightarrow$  This is the disadv. of (b-1)'s Compl. no. system, ie. more than one representations for '0'.

(2) In case of Radix Compl. no. system (ie. b's Compl.):-

$$X + \bar{X} = X + b^n - X$$

$$\Rightarrow \boxed{b^n} \Rightarrow b^n \text{ is considered as '0'}$$

$$b^n = \underbrace{10000 \dots 0}_{n \text{ times}}$$

Spiral

So by subtracting two digits nos. the no. of digits should not  $\uparrow$  thus '1' is considered to be not present & thus the result is all zeroes.

Adv. of b's Compl. no. syst. :-

Date.....

→ So, after discarding '1', we get 'n' zeroes which is a single representation of '0' in b's complement no. syst.

→ Because of this adv. the b's Compl. no. system is widely used not (b-1)'s Compl.

(14) Subtraction in diminished radix Compl. :-  $(b-1)$ 's Compl.

# for Base 10 no. :-

$$x - y \Rightarrow x + \bar{y}$$

$$\Rightarrow x + (10^2 - 1 - y) \quad \left\{ \begin{array}{l} \text{Assuming } x \& y \text{ are two digit} \\ \text{nos.} \end{array} \right.$$

$$\Rightarrow (x - y) + 99 \quad \left\{ \begin{array}{l} \text{If carry is generated then} \\ \text{subtract 100} \end{array} \right.$$

$$\Rightarrow (x - y - 1)$$

$$x - y - 1 + 1$$

$$\Rightarrow x - y$$

ie.  $x + (\text{9's comp. of } y) \Rightarrow$  And if there is carry then wrap around & Add.

ex:  $97 - 23$

$$\Rightarrow \text{9's Comp. of } 23 = 99 - 23 = 76$$

$$97 + 76 \Rightarrow \overset{\text{carry}}{1}73 \Rightarrow \begin{array}{r} 73 \\ + 1 \\ \hline 74 \end{array}$$

ex<sup>o</sup> ~~it~~  $\Rightarrow x - y \Rightarrow x + \bar{y}$

$$\Rightarrow x + (b^n - 1 - y) \Rightarrow$$

$$\Rightarrow (b^n - 1) + (x - y) \quad (\text{if } x - y \leq 0)$$

$$\Rightarrow (b^n - 1) - ((b^n - 1) + (x - y))$$

$$\Rightarrow \boxed{-(x - y)} \quad \text{***}$$

Summary

~~\*\*\*~~

$$\boxed{b^n - 1 + (x - y)}$$

if  $x - y > 1$

if  $x - y \leq 0$

$\rightarrow$  then carry

$\rightarrow$  NO, carry

is generated

then take

& wrap around

complement

is needed

of the final

ans. again.

~~\*\*\*~~

ex:-  $23 - 97$

$$\Rightarrow 9\text{'s compl. of } 97 \Rightarrow 99 - 97 = \underline{2}$$

$$\Rightarrow 23 + 2 = \underline{25} \quad \{ \text{no carry} \}$$

So, again take the 9's compl. of  $\underline{25}$

$$99 - 25 \Rightarrow 74$$

$$-(x - y) = 74 \Rightarrow$$

$$\boxed{(x - y) = -74} \quad \text{***}$$

Summary

(15) Examples on diminished radix complement :-# Base 10 :-

ex:-  $87 - 6$       { first make sure both nos. have same no. of digits } ~~\*\*\*~~

$\Rightarrow$  9's Compl. of '06'  $\Rightarrow$  ~~09~~  $\Rightarrow$   $99 - 06 = 93$

$\begin{array}{r} 87 \\ + 93 \\ \hline 180 \end{array} \Rightarrow \begin{array}{r} 80 \\ + 1 \\ \hline 81 \end{array}$       { carry is generated }

ex:-  $6 - 87$       { first make sure both nos. have same no. of digits }

$\Rightarrow$  9's Compl. of  $\underset{2}{87} \Rightarrow 99 - 87 \Rightarrow \underset{2}{12}$

~~06~~  $(06 + 12) = \underset{2}{18}$       { no carry }

Now, Complement of 18  $\Rightarrow 99 - 18 \Rightarrow \boxed{\underset{2}{81}}$

$-(X - Y) = 81 \Rightarrow \boxed{X - Y = -81}$

ex:- ~~45~~  $956 - 213$

$\Rightarrow$  9's Compl. of 213  $\Rightarrow 999 - 213 \Rightarrow \underset{6}{786}$

Now,  $956 + 786 = \underline{1242}$       { carry is generated }

$\Rightarrow \begin{array}{r} 242 \\ + 1 \\ \hline 243 \end{array}$

ex:- 213 - 456

→ 9's Compl. of 456 ⇒ 999 - 456 ⇒ 543

⇒ now, 213 + 543 ⇒ 756

Since there is no carry <sup>find</sup> of <sup>of</sup> 9's Compl. 756

⇒ 999 - 756 ⇒ 243 = -(X-Y)

⇒ X-Y = -243

### # Base - 2 :-

→ Diminished Radix Compl. in base-2 no. syst.  
is its Compl.

ex:- 1011 - 0101

→ 1's Compl. of 0101 ⇒ 1010

now,

$$\begin{array}{r} 1011 \\ 1010 \end{array}$$

1010 ⇒ Carry is generated { wrap around the carry }

→ 
$$\begin{array}{r} 0101 \\ + 1010 \\ \hline 0110 \end{array} \Leftrightarrow \left\{ \begin{array}{l} 11 - 5 = 6 \\ \hline \end{array} \right\}$$

ex:- 0101 - 1011

→ 1's Compl. of 1011 ⇒ 0100

→ 
$$\begin{array}{r} 0101 \\ + 0100 \\ \hline 1001 \end{array} \Leftrightarrow \left\{ \begin{array}{l} \text{no carry} \Rightarrow 1001 \xrightarrow{\text{1's Compl.}} 0110 \\ -(X-Y) = 0110 \\ X-Y = -0110 \end{array} \right\}$$

Spiral

ex:-  $10100 - 111$  { first make no. of digits same }

$\Rightarrow$  1's Compl. of  $00111 \Rightarrow 11000$

$$\begin{array}{r} 10100 \\ + 11000 \\ \hline 101100 \end{array} \Rightarrow \begin{array}{r} 01100 \\ + 1 \\ \hline 01101 \end{array} \quad \left\{ \begin{array}{l} 20 - 7 = 13 \\ 2 \end{array} \right.$$

ex:-  $111 - 10100$  { Make no. of digits same }

$\Rightarrow 00111$

1's Compl.  $\Rightarrow (01011)$

$$\begin{array}{r} 00111 \\ + 01011 \\ \hline 10010 \end{array} \quad \left\{ \text{No carry.} \right.$$

So, 1's Compl. of  $10010 \Rightarrow 01101$

$$-(X-Y) = 01101 \Rightarrow X-Y = -01101$$

# Base 3:-

$\rightarrow$  2's Compl. is diminished radix Compl. in base 3

ex:-  $212 - 121 = ?$   
(23) - (16)

$\rightarrow$  2's Compl. of  $121 \Rightarrow 222 - 121 \Rightarrow 101$

$$\begin{array}{r} 212 \\ + 101 \\ \hline 020 \text{ (carry)} \end{array} \Rightarrow \begin{array}{r} 020 \\ + 1 \\ \hline 021 \end{array} \rightarrow 2 \times 3 + 1 \Rightarrow 7$$

ex:-  $121 - 212 = ?$

$\Rightarrow 222 - 212 \Rightarrow 010$

Now,

$$\begin{array}{r} 121 \\ + 010 \\ \hline 201 \end{array}$$

No carry so  $\Rightarrow 222 - 201$   
 $\Rightarrow 021$

$$-(X-Y) = 021.$$

$$X-Y = -021$$

(16) Examples On subtraction in radix compl. :- (b's compl.)

# Base 10:-

$\rightarrow$  b's compl. in base-10 is 10's complement.

ex:-  $97 - 23 = ?$

$\Rightarrow$  find 10's compl. of '23'.

$$99 - 23 = 76 + 1 = 77$$

Now,

$$\begin{array}{r} 97 \\ + 77 \\ \hline 174 \end{array}$$

$\Rightarrow$  If carry then ignore it.

So,  $\boxed{74}$

ex:-  $23 - 97 = ?$

→ find 10's Compl. of 97  $\Rightarrow 99 - 97 = (92 + 1) = 03$

$$\begin{array}{r} \rightarrow \\ + 23 \\ + 03 \\ \hline 26 \end{array}$$

{ since there is no carry find 10's Compl. }

$$\begin{array}{r} \rightarrow \\ 99 \\ - 26 \\ \hline 73 \\ + 01 \\ \hline 74 \end{array}$$

$(74) \rightarrow -(x-y) = 74 \Rightarrow x-y = 74$

~~\*\*\*~~

# For  $b$ 's Complement subtraction:-

Case 1:-

(When  $x-y > 0$ )

→ carry is generated

(i) First find the  $b$ 's Compl. of the no. which is being subtracted.

(ii) Add the  $b$ 's Compl. to the other no. if there is carry then ignore it

$$x + (b^n - y) \Rightarrow b^n + (x-y)$$

$b$ 's Compl.      ignore

Case 2: when

(When  $x-y \leq 0$ )

→ no carry is generated.

(i) First find the  $b$ 's Compl. of the no. which is being subtracted.

(ii) Add this to the other no.

(iii) Again find the  $b$ 's Compl. of result

(iv) This will be - (Answer)

$$\Rightarrow x + (b^n - y) \rightarrow x + b \text{'s Compl. of } y$$

$$\Rightarrow b^n + (x-y)$$

$$\Rightarrow b^n - (b^n + (x-y)) \rightarrow b \text{'s Compl. of result}$$

$$\Rightarrow \boxed{-(x-y)}$$

ex:-  $456 - 132 = ?$

$\Rightarrow 999 - 132 \Rightarrow 867 + 1 \Rightarrow 868$

$$\begin{array}{r} 456 \\ + 868 \\ \hline \text{X } \textcircled{1} 324 \end{array} \Rightarrow \underline{\underline{324}} \text{ Ans}$$

ex:-  $132 - 456 = ?$

$\Rightarrow 999 - 456 = 543 + 1 \Rightarrow 544$

$132 + 544 \Rightarrow \underline{\underline{676}}$

$\Rightarrow 999 - 676 \Rightarrow 323 + 1 = 324$  { 10's Compl. of 676 }

$-(X-Y) = 324 \Rightarrow (X-Y) = \underline{\underline{-324}}$

### # Base - 2 :-

Radix Compl. in Base - 2. is 2's Compl.

ex:-  $1011 - 0101 = ?$

$\Rightarrow$  2's Compl. of 0101  $\Rightarrow \underline{\underline{1011}}$

$$\begin{array}{r} 1011 \\ + 1011 \\ \hline \textcircled{1} 0110 \end{array} \Rightarrow \text{delete the carry} \Rightarrow \boxed{0110}$$

ex:-  $0101 - 1011 = ?$

⇒ 2's Compl. of 1011 ⇒ 0101

$$\begin{array}{r} 0101 \\ + 0101 \\ \hline 1010 \end{array} \} \rightarrow \text{No carry}$$

So, take 2's Compl. of 1010 ⇒ 0110

$$-(X-Y) = 0110 \Rightarrow (X-Y) = -0110$$

→ Here we can see in b's compl. subtraction there is no wrap-around carry, so it's better than (b-1)'s Compl. subtraction.

#Base 3:-

→ on base-3 b's compl. is 3's Compl.

ex:-  $(212)_3 - (121)_3 = ?$

⇒ 3's Compl. of 121 ⇒  $222 - 121 \Rightarrow 101 + 1$

$$\begin{array}{r} 212 \\ + 101 \\ \hline 2 \bullet 11 \end{array}$$

$$\begin{array}{r} 212 \\ + 102 \\ \hline 1021 \end{array}$$

$$\begin{array}{l} (9)_{10} = (11)_3 \\ (3)_{10} = 10 \end{array}$$

$$\begin{array}{r} 101 + 1 \\ \hline 102 \end{array}$$

Carry

So,  $024 \rightarrow \text{Answer}$

$$\text{ex: } 121 - 212 = ?$$

$$\rightarrow 222 - 212 \rightarrow 010 + 1 \rightarrow 011$$

$$\begin{array}{r} 121 \\ + 011 \\ \hline 202 \end{array} \quad \left\{ \text{No carry} \right\}$$

$$\text{So, } 222 - 202 \rightarrow 020 + 1 \rightarrow 021$$

$$021 \Rightarrow -(X-Y) \Rightarrow (X-Y) = -021$$

$$\left. \begin{array}{l} 2 \\ -7 \end{array} \right\}$$

\*\*\*

→ All the subtraction done so far i.e. Radix Compl. subtraction & diminished radix Compl. are done for unsigned nos.

(17) Summary of subtraction using complements in case of unsigned nos.:-

(i) (b-1)'s complement:-

→ The subtraction of two n-digit unsigned nos. M-N (N ≠ 0) can be done as follows:-

(i) Add M to (b-1)'s Compl. of N. This performs:-  
 $M + (b^n - 1 - N) \Rightarrow (b^n - 1) + (M - N)$

(ii) If  $(M - N) \geq 1$  then sum will produce an "end carry"  $b^n$ , which will be discarded & 1 will be added (End around carry) which gives M-N.

(iii) If  $(M - N) < 1$ , then sum does not p

Spiral

(iii) If  $(M-N) < 0$ , then sum does not produce an end carry, to obtain the answer in the familiar form, take  $(b-1)$ 's Compl. of the sum & place a negative sign in front.

(2) b's Complement :-


→ The subtraction of two  $n$ -digit ~~nos~~ unsigned nos.  $M-N$  (where  $n \neq 0$ ) in base 'b' can be done as follows.

(i) Add  $M$  to  $b$ 's compl. of  $N$ . This performs  $M + (b^n - N) \Rightarrow b^n + (M-N)$ .

(ii) If  $M-N \geq 0$  then sum will produce an end carry  $b^n$ , which will be discarded which gives  $(M-N)$ .


(iii) If  $M-N < 0$  the sum does not produce an end carry, ~~to~~ to obtain the answer in the familiar form, take  $(b)$ 's compl. of the sum & place a -ve sign in front.

(18) Signed no. representation :-



→ 0.13

for base-10 the point is called decimal point & generally Radix point for any base Date.....



xxx  
 → In our study of signed nos. we assume the binary nos. are integers in its decimal form.

(19) Example on signed no. representations:-

→ for signed nos: if MSB is 0 → +ve no.  
 " " " 1 → -ve no.

	Unsigned	Signed magnitude	1's Compl.	2's Compl.
0000	0	0	0	0
<del>1</del> 001	1	1	1	1
<del>2</del> 010	2	2	2	2
011	3	3	3	3
100	4	-0	-3	-4 <del>xxx</del>
<del>5</del> 101	5	-1	-2	-3
<del>6</del> 110	6	-2	-1	-2
111	7	-3	-0	-1

Unsigned nos.                      Signed nos.

→ ~~xxx~~  
 Spiral

(i) Signed magnitude:- MSB is for sign. & rest bits are the ~~msb~~ general bits

disadv:-

→ '0' is represented twice i.e. 000 & 100 (so one comb<sup>n</sup> is wasted)

→ for Any operation (like addition or subtract) first signed bit need to be compared, so separate h/w is required for this & Add<sup>n</sup> & subtr<sup>n</sup> are done using two diff. circuits.

→ Not used in any computers

(ii) 1's Compl.:-

→ The -ve no. in 1's Compl. no. syst. is represented using 1's Compl. of it's positive counterpart.

ex:- 001 ⇒ 1 ⇒ 110 ⇒ -1

→ All 1's in a no. is '0' in 1's Compl. syst.

≠ Disadv:-

→ '0' has got Comb<sup>n</sup>. (all 1's & all 0's)

→ End around carry is generated.

Adv:-

→ We don't need two <sup>diff.</sup> h/w circuits for Add<sup>n</sup> & Subtraction.

→ It was used in earlier computers, but not now.

(iii) 2's Compl. :- The -ve no. is 2's Compl. no. System is represented by 2's Complement of its +ve counterpart.

ex:  $001 \Rightarrow 1 \Rightarrow 111 \Rightarrow -1$

Adv: -

- (i) Only one comb<sup>n</sup> for zero.
- (ii) Range is more compared to signed magnitude & 1's Compl. no. syst.
- (iii) same h/w for Add<sup>n</sup> & Subst<sup>n</sup>
- (iv) No End around carry.

Weighted Nos.: - { weight is assigned to each bit }

(i) Unsigned nos. are weighted: -  $2^2 \quad 2^1 \quad 2^0$

(ii) signed magnitude  $\left[ \begin{array}{c} S \\ 2^1 \quad 2^0 \end{array} \right]$   
 $(-1)^S \times ( \quad )$

~~\*\*\*~~  
~~(iii)~~ 2's Compl.: -  $\left[ \begin{array}{c} \cancel{2^2} \quad \cancel{2^1} \quad \cancel{2^0} \\ -2^2 \quad 2^1 \quad 2^0 \end{array} \right]$  ~~\*\*\*~~

ex:  $100 \Rightarrow -4$   
 $101 \Rightarrow -3 \quad \{-2^2 + 2^1 = -3\}$   
 $110 \Rightarrow -2$

~~(iv)~~ 1's Compl.: - It is not weighted.

(20) Ranges of signed no. representation

no. of bits	signed magnitude	1's compl.	2's compl.
$n$	$-(2^{n-1}-1)$ to $(2^{n-1}-1)$	$-(2^{n-1}-1)$ to $(2^{n-1}-1)$	$-(2^{n-1})$ to $(2^{n-1}-1)$

ex:- Min<sup>m</sup> no. of bits req. to represent '15' in 2's Compl. no. syst.

$$\Rightarrow \boxed{15 \leq (2^{n-1} - 1)} \Rightarrow 2^{n-1} > 16$$

check the inequality

$$\Rightarrow n > 5 \Rightarrow n_{\min} = 5$$

ex:- Min<sup>m</sup> no. of bits req. to represent '-30' in 2's Compl. no. syst.

$$\Rightarrow \boxed{-30 > -2^{n-1}} \Rightarrow 2^{n-1} > 30$$

check the inequality in case of the & -ve nos.

$$n-1 > \log_2 30$$

$$n > \lceil 5.5 \rceil \Rightarrow \boxed{n = 6} \Rightarrow n_{\min} = 6$$

(21) Examples on Ranges:-

ex:- find min. no. of bits to represent  $(+32)_{10}$  in 2's Compl.

$$\Rightarrow 32 \leq (2^{n-1} - 1) \Rightarrow 2^{n-1} > 33$$

$$n-1 > \log_2 33$$

$$n > \lceil 6 \rceil \Rightarrow \boxed{n = 7}$$

ex2:- find min. no. of bits to represent  $(-32)_{10}$  in 2's Compl.

$$\Rightarrow -32 > -(2^{n-1}) \Rightarrow 2^{n-1} > 32$$

$$n > 6 \Rightarrow n_{\min} = 6$$

ex:- find max<sup>m</sup> +ve no. that can be represented by 10 bits in 2's Compl.

⇒  $2^{n-1} - 1$  ⇒ max<sup>m</sup> +ve no. with n-bits in 2's Compl.

⇒  $2^{10-1} - 1$  ⇒ 511

(22) sign bit extension:-

→ When data is copied from lower sized registers to (or mem space) to higher sized registers.

ex:-

0	1	1	0
---	---	---	---

 = +6 (4-bit reg.) } Unsigned nos.  

0	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---

 = +6 (8-bit reg.) } ↓

{ for unsigned nos. }  
 { just append 0's to MSBs. }  
 =

# for signed nos:-

(i) Signed magnitude nos:-

ex:- -6 = 

1	1	1	0
---	---	---	---

 ⇒ 4 bit reg.

but, 

0	0	0	0	1	1	1	0
---	---	---	---	---	---	---	---

 ⇒ 8-bit reg.  
 ⇒ 14

{ It is not -6, thus value is changed when data is copied from lower reg. to higher reg. }

Extension of signed magnitude nos.  
 → place the MSB of actual no. in MSB of new higher bit no. & fill remaining with '0'

ie. 

1	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---

 ⇒ -6.

Spiral

(ii) 1's Complement no. System extension  
 = (sign bit extension)

ex:  $1001 \rightarrow -6$  { 4-bit reg. }

→ In this case find the binary representation for +ve of the given -ve no. then take its 1's Compl.

ex:  $1001 \Rightarrow -6$  { 4-bit register }

$\Downarrow$   
 $00001101 \Rightarrow 6$  { 8-bit }

$\downarrow$  1's Compl.

$11111001 = -6$

ie: Take the signed bit (ie. 1) & copy it in the MSB & rest remains the same.

ex:  $\Rightarrow -6 = 1001 \rightarrow$  4-bit

$\Rightarrow -6 = 1111001$

(iii) 2's Complement no. System :-  
 (signed bit extension)

Interesting property of 2's Complement no. System:

ex:  $11101 = -3$

$\Rightarrow 1101 = -3$

$\Rightarrow 101 = -3$

ex:  $1111001 = -7$

$\Rightarrow 111001 = -7$

$\Rightarrow 11001 = -7$

$\Rightarrow 1001 = -7$

Spiral



23. Example on signed bit extension:-

(Q) A 2's complement no.  $N = P_3 P_2 P_1 P_0$  is transformed as  $P_3 P_3 P_2 P_1 P_0$  which of the following oper<sup>n</sup> is performed on this no.

⇒ sign bit extension, so  $\boxed{P_3 P_3 P_2 P_1 P_0}$  (1)  
 ↓  
 discard

appending 1 is  
 Multiplying the  
 no. by 2 & adding  
 '1'  
 ↓  
 operation

(24) Overflow:-

⇒ Result can't fit in the space given, leads to overflow.

(i) overflow in unsigned no.:-

→ carry out of msb leads to overflow.

ex:-  
 $1000 \rightarrow 8$   
 $1100 \rightarrow 12$   
 $\boxed{10100} \rightarrow 20$  ~~20~~  
 overflow.  
 { range for 4-digit }  
 → 0 to 15

(ii) Overflow in signed no.:-

(a) for 2's compl. no. syst.:-

✗✗✗  
 In case of 2's compl. no. system a carry out of msb doesn't necessarily mean there is overflow.

ex:-  
 $1010 (-6)$   
 $0110 (6)$   
 $\times 10000 \rightarrow 0$   
 Spiral No. over  
 No overflow  
 (with carry)  
 { carry is ignored & we got the right result so, no. overflow.

So, in 2's compl. no. system overflow will occur only when two -ve nos. are added, & result is +ve. (if both nos. are +ve or one -ve one +ve then there will be no carry).

ex:-

$$\begin{array}{r} 1000 \quad (-8) \\ + 1100 \quad (-9) \\ \hline 10100 \quad 0 \end{array} \Rightarrow \underline{\text{overflow}} \quad (\text{due to carry})$$

↳ The result in 4-bit

represents +ve no. thus there is overflow because adding two -ve nos. will not result in +ve no.

So, in 2's compl. no. syst. overflow can occur when two +ve nos. are added & result is -ve. (Because add<sup>n</sup> of two +ve nos. will give +ve no.)

ex:-

$$\begin{array}{r} 0111 \quad (7) \\ + 0001 \quad (1) \\ \hline 1000 \quad (-8) \end{array} \Rightarrow \underline{\text{overflow}} \quad (\text{w/o carry})$$

↳ Even though there is no carry i.e. result fits in 4-bit, but it is overflow.


## Rules to detect overflow:-

- ① Unsigned nos:- carry from msb will indicate of
- ② Signed nos:- (i) Two +ve nos. added & result is -ve }  
(ii) " -ve " " " " " " " +ve }

AXX

# Carry doesn't indicate 'OF' in case of signed nos.

# Shortcut to decide whether there is OF or not:-




$C_{in}$  = carry into the msb  
 $C_{out}$  = " out of " " " .

Case (i) :- If  $C_{out} \neq C_{in}$  then OF  
 Case (ii) :- If  $C_{out} = C_{in}$  " NO OF

\*\*\*

ex:- 
$$\begin{array}{r} 1000 \\ 1100 \\ \hline 10100 \end{array}$$

$C_{in} = 0$  &  $C_{out} = 1$   
 $0 \neq 1 \Rightarrow OF$




ex:- 
$$\begin{array}{r} 1010 \\ 0110 \\ \hline 10000 \end{array}$$

$C_{in} = 1, C_{out} = 1$   
 so,  $C_{in} = C_{out} \Rightarrow NO OF$

ex:- 
$$\begin{array}{r} 0111 \\ 0001 \\ \hline 10000 \end{array}$$

$C_{in} = 1, C_{out} = 0$   
 $C_{in} \neq C_{out} \Rightarrow OF$

25) Classification of binary codes:-



# Self Complementary code:- In self complementary code, the code of a digit and the code of 9's compl. of digit are's Compl. to each other.

ex:-  
 631-1 (code)  
 0101 (2)      9's  
 1010 (7)      compl.

# Unit distance code:- There is only one bit difference b/w two nos.

ex:-  
 0000 } → unit dist.  
 0010

ex:-  
 0010 } → Not unit dist.  
 0001 } (two bits are changed)

(26) 8421, Excess-3, 3321 codes :-

Date.....

Decimal digit	also called BCD		Self Complementary
	8421	Excess-3	3321
0	0000	0011	0000
1	0001	0100	0001
2	0010	0101	0010
3	0011	0110	0011
4	0100	0111	0101
5	0101	1000	1010
6	0110	1001	1100
7	0111	1010	1101
8	1000	1011	1110
9	1001	1100	1111

↑ sequential code

⇒ In case of 3321 more than one comb<sup>n</sup> can be possible for a single no. to avoid this some comb<sup>n</sup> as convention are followed :-

\*\*\*  
 ⇒ for nos.  $\leq 4$  always go with the smallest binary no. & for nos.  $> 4$  take 9's compl. of no. & take ~~the~~ 1's compl.

ex: for '3' possible representations are :- (in 3321)

0011, 1000, 0100

(this will be chosen)

ex: for '4' possible representations are :-

3321  
1001

0101 → This will be chosen.

\*\*\*

ex:- '5' in 3321.

$\Rightarrow 5 > 4$  so, 9's Compl. of 5  $\Rightarrow 9 - 5 = 4$

~~4 is take~~ + Now,  $4 = 0101$

↓ 1's Compl.

1010

\*\*\*

\*\*\*

#

Generally when sum of codes of a weighted code is '9' that code is self complementary.

ex:- 3321  $\Rightarrow 3+3+2+1 = 9$  (Self-Compl.)

ex:- 2421  $\Rightarrow 9$  (Self-Compl.)

ex:- 8421  $\Rightarrow 15$  (Not self-compl.)

\*\*\*

$\rightarrow$  It is not always true if sum is '9' then, <sup>weighted</sup> code will be self-compl. but if for a weighted code is sum of their code is not '9' then that is definitely not self-compl.

$\Rightarrow$  necessary Cond<sup>n</sup>.

$\rightarrow$  Excess-3 is also self-complementary

# Sequential Code:- Add 1 to previous code no. to get the next no.

ex:- 8421, excess-3

\*\*\*

$\Rightarrow$  Since Excess-3 is self-complementary as well as sequential, this is why it is popularly used.

→ Unlike binary nos. on BCD or 3321 or EX-3 each digit of a decimal no. is converted individually

Date.....

27. Examples on Codes :-

(Q) which of the following is Invalid 8421 Code?  
 (a) 0010 (b) 1100 (c) 1001 (d) 0111

8421 Code?  
 ↓  
 also called as BCD

⇒ The no. should not be > '9'

(Q) which of the following is invalid EXCESS-3 code?  
 (a) 0011 (b) 1100 (c) 1101 (iv) 1001

⇒ The no. should be in [3, 12]

(Q) Represent (863)<sub>10</sub> in  
 (a) BCD, (b) 2241, (c) 3321 (d) EX-3 (e) Binary

⇒ (a) BCD :-  
 (1000 0110 0011) ⇒ 863  
 BCD

(e) Binary :-  
 16 | 863  
 16 | 53 (15) = F (3 5) = 1F →  
 16 | 3 5  
 | 0 3 (0011 0101 1111)<sub>2</sub>

(b) 2241 :- (8 6 3)<sub>10</sub>  
 (1110 1010 0101) ⇒ 2241  
 ↓ ↓  
 (1's Compl. of 1) 1's Compl. of 3

(d) EX-3 :-  
 (8 6 3)<sub>10</sub>  
 ↓ ↓ ↓  
 1011 001 0110  
 (1011 1001 0110)  
 EX-3

(c) 3321 :- (8 6 3)  
 (1110) (1100) (0011)  
 ⇒ (1110 1100 0011)<sub>3321</sub>

(28) BCD addition:-

$$\begin{array}{r} \text{ex:} \\ \underline{\quad} \\ \underline{+ 3} \quad \rightarrow \quad 0011 \\ \underline{+ 6} \quad \rightarrow \quad 0110 \\ \hline 9 \quad \quad \underline{1001} \quad (9) \end{array}$$

$$\begin{array}{r} \text{ex:} \\ \underline{\quad} \\ \underline{+ 3} \quad \rightarrow \quad 0011 \\ \underline{+ 7} \quad \rightarrow \quad 0111 \\ \hline 10 \quad \quad \underline{1010} \end{array}$$

get is 10 in binary not in BCD this is invalid comb<sup>n</sup> for BCD.

$$\text{ten} \leftarrow 10 \text{ (in BCD)} \Rightarrow (0001 \underline{0000})$$

So, in BCD addition when we get invalid comb<sup>n</sup> we add '6' (0110) to that no. to get a BCD no. ('6' to bypass '10' to '15' ~~from~~ invalid comb<sup>n</sup>s)

$$\begin{array}{r} \text{ex:} \\ \underline{\quad} \\ \underline{+ 3} \quad \rightarrow \quad 0011 \\ \underline{+ 7} \quad \rightarrow \quad 0111 \\ \hline 10010 \quad (\text{invalid}) \\ + 0110 \quad (6) \\ \hline \underline{10000} \end{array}$$

$$\Rightarrow (0001 \underline{0000}) \Rightarrow 10 \text{ in BCD}$$

$$\begin{array}{r} \text{ex:} \\ \underline{\quad} \\ \underline{+ 9} \quad \rightarrow \quad (1001) \\ \underline{+ 9} \quad \rightarrow \quad (1001) \end{array}$$

$$\underline{10010}$$

{ get is '12' in BCD which is wrong }

$$\begin{array}{r} \text{so,} \\ \underline{\quad} \\ \underline{+ 9} \quad \rightarrow \quad 10010 \\ \underline{+ 9} \quad \rightarrow \quad 0110 \\ \hline \underline{10000} \end{array}$$

⇒ ('18' not in BCD)



→ unit distance property of gray code is useful for counting in counter, because clock pulse is changed only once.

Date.....

(30) Gray code :-

properties of Gray code :-

- (i) Reflexive :- For a n-bit no., 'n-1' bit comb
- (ii) unit distance → Every successive no. differs by 1-bit.
- (iii) cyclic → Distance b/w last no. & 1<sup>st</sup> no. is also 'one'.
- (iv) Non-weighted code :-

→ It's not like other codes (like X's-3, 8421 etc.) in which each digit of a no. is represented by code in coded. It is like binary nos.

ex:- '12' in ~~8421~~ 8421 ⇒  $\frac{0001}{1} \frac{0010}{2}$

but in binary 12 → 1100

Gray codes with diff. no. of bits :-

1-bit	2-bit	3-bit
0 → 0	0 → 0 0	0 → 0 0 0
1 → 1	1 → 0 1	1 → 0 0 1
	2 → 1 1	2 → 0 1 1
	3 → 1 0	3 → 0 1 0
		4 → 1 1 0
		5 → 1 1 1
		6 → 1 0 1
		7 → 1 0 0

mirror images (thus reflexive)

mirror images

Similarly for 4-bits

→ Distance b/w two nos. is ~~two~~ many no. of bits changed to get from one no. to other.


Reflection of all the comb<sup>n</sup> possible by 'n-1' bits for 'n-bit' no.

thus called Reflexive

(31.) Binary to gray & vice versa

→ Since gray is non-weighted directly finding gray-code of a no. is difficult, so 1st convert to binary & then from binary to gray


# Binary to gray:-




so, binary no:-  $b_4 b_3 b_2 b_1$  & Gray code:-  $g_4 g_3 g_2 g_1$

then binary to gray:-

$$g_4 = b_4, \quad g_3 = b_4 \oplus b_3, \quad g_2 = b_3 \oplus b_2, \quad g_1 = b_2 \oplus b_1$$



⇒ Binary to gray converter



# Gray to binary :-

ex:- (12) ~~100~~ 1 0 1 0 → Gray

(12) 1 1 0 0 → Binary

$$\begin{aligned}
 & \boxed{b_4 = g_4} \quad , \quad \boxed{b_3 = b_4 \oplus g_3} \quad , \quad \boxed{b_2 = b_3 \oplus g_2} \quad , \quad \boxed{b_1 = b_2 \oplus g_1} \\
 & \quad \quad \quad \Downarrow \quad \quad \quad \Downarrow \quad \quad \quad \Downarrow \\
 & \boxed{b_3 = g_4 \oplus g_3} \quad \quad \boxed{b_2 = g_4 \oplus g_3 \oplus g_2} \quad \quad \boxed{b_1 = g_4 \oplus g_3 \oplus g_2 \oplus g_1}
 \end{aligned}$$

ex:- 1 0 0 0 = 15 (Gray)

1 1 1 1 = 15 (Binary)

(32) Error detection :-

# Error Handling :-

- Error detection
- " Correction.

(i) Error detection :-

→ (a) 1-bit error detection :- To detect 1-bit error the distance b/w each codes must be two.

→ If an error is changing ~~for~~ a given valid no. to other valid no. then Error detection is impossible.

ex:- 0000 (data) error → 0001 1-bit error

**Spiral**

bit 1 is also valid no. in BCD, so error can't be detected.

ex:- 0000 (original data)  $\rightarrow$  1100 (error)  $\left\{ \text{BCD nos.} \right\}$   
 $\downarrow$   
 [invalid no. so receiver will detect the error]

ex:- If patterns used in a code are as follows:-

0000  
 0001  
 1001  
 1100

$\Rightarrow$  Can this code be used for 1-bit error detection?

$\Rightarrow$  for this code to detect 1-bit error, it has to Every no. should differ each other by a distance of '2'.

but, 0000, 0001  $\left\{ \text{So, it can't be used for single bit error detection} \right\}$

\*\*\*  
ex:- If codes given are:-

0000  
 0011  
 1010  
 1001

Can this be used for 1-bit error detection?

$\Rightarrow$  only valid codes

$\Rightarrow$  Dist. b/w each code is two.  $\left\{ \text{So it can be used for 1-bit Error detection} \right\}$

Now, suppose ~~0000~~ changes to 0001

$\downarrow$   
 This is not a part of our valid code, so it's an error, thus error is detected.


→ ~~Similarly~~, for n-bit error ~~to~~ <sup>at least</sup> the min. dist. b/w every two valid codes should be  $\geq n+1$

↳ The min. dist. b/w two valid codes is also called hamming dist.


↳ so,  $\text{hamming dist} \geq n+1$

(33.) Error Correction:-

→ since in error detection we needed to check whether the ~~error~~ <sup>error</sup> no. belongs to valid codes or not, but in connection, ~~at~~ after detecting the error, we need to figure out, which valid code to use for error correction.



but





ex:- Increasing the hamming dist. of gray code from 1 to 2:-

3-bit gray code:-

0	0	0	0
0	0	1	1
0	1	1	0
0	1	0	1
1	1	0	0
1	1	1	1
1	0	1	0
1	0	0	1

adding a bit to make it even parity

xxx

⇒ reflection

⇒ Now the hamming dist. of this code is made 2. So, it can now be used for 1-bit error detection.

(34) Hamming Code:- (1-bit Error-Correction) technique.

⇒ In digital we focus on 1-bit Error correction because it is most frequent error.

⇒ Message size (M) ⇒ actual data.  
 parity bits added (P) ⇒ Redundant. } parity used is even parity

Total data = (M + P) bits

on cases

xxx

→ Total no. of possibilities for 1-bit error = (M + P) + 1

total no. of cases

M possibilities for error at any bit of actual data

on no error

P possibilities for error at any bit of parity bits added

→ Now, these error possibilities should be dealt by p-bit (which is added for error-correction)

$$\text{So } \boxed{2^p \geq (m+p)+1}^{***}$$

ex:- for 4-bit message  $m = \boxed{0101}$  what should be min no. parity bits are added for 1-bit error correction?

⇒ Total cases for 1-bit error =  $(4+p)+1$

$$2^p \geq 4+p+1$$

$$\text{for } p=0 \Rightarrow 1 \geq 5 \quad \times$$

$$\text{for } p=1 \Rightarrow 2 \geq 6 \quad \times$$

$$\text{for } p=2 \Rightarrow 4 \geq 7 \quad \times$$

$$\text{for } p=3 \Rightarrow 8 \geq 8 \quad \checkmark$$

{ Min. no. of parity bits }  
req = 3

Now, after finding no. of parity bits req., where they should be placed in the message for error correction.

$$m=4 \text{ \& } p=3 \text{ \{ total size - } m+p=7 \}$$

Now, assign parity bits at the locations  $2^k$  i.e.  $2^0, 2^1, 2^2, \dots$  & the bits of 'm' at the remaining locations.

{ assuming  $m = 0101$  }

$$\begin{array}{ccccccc} \text{ie.} & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ \hline & P_1 & P_2 & 0 & P_3 & 1 & 0 & 1 \end{array}$$


→ Now, we need to find the values of  $P_1, P_2$  &  $P_3$ .

⇒ At the receiver's end check bits  $C_1, C_2, C_3$  will be used to check error in all the possible error bit locations of data (ie. 1 to 7) &  $000$  ( ~~$C_1 C_2 C_3$~~ ) ( $C_3 C_2 C_1$ ) will give mean no error.

	$P_3$	$P_2$	$P_1$	
	$C_3$	$C_2$	$C_1$	
no error	0	0	0	→ 0
error at 1	0	0	1	→ 1
error at 2	0	1	0	→ 2
	0	1	1	→ 3
	1	0	0	→ 4
	1	0	1	→ 5
	1	1	0	→ 6
	1	1	1	→ 7

- \*\*\*
- $P_1 = (1, 3, 5, 7)$
  - $P_2 = (2, 3, 6, 7)$
  - $P_3 = (4, 5, 6, 7)$

⇒ if  $P_1$  is 1 then there might be an error at (1, 3, 5, 7) similarly for  $P_2$  &  $P_3$ .




$P_1 = 0$  because at 3, 5, & 7 even no. of 1's

$P_2 = 1$  because at 3, 6, & 7 odd no. of 1's

$P_3 = 0$  because at 5, 6, & 7 even no. of 1's

$P_1$  takes care of Error at bit position (3, 5, 7) - 1 Similarly for  $P_2$  &  $P_3$

So, the data will be sent as :-



||  
↓  
at Receiver this will be sent

→ Now if data sent at receiver is 0100001 (ie. error at bit position 5)

Spiral

$$P_1 = 1 \oplus 3 \oplus 5 \oplus 7 \rightarrow \text{take one, leave one}$$


$$P_2 = 2 \oplus 3 \oplus 6 \oplus 7 \rightarrow \text{take two, leave two, start at two}$$

$$P_3 = 1 \oplus 3 \oplus 5 \oplus 6 \oplus 7 \rightarrow \text{take 4, leave 4, start at 4}$$

Date.....

→ data at receiver is 0100001 :-

Now, it will calculate find the error position & rectify the error.



→ Now,  $C_3 C_2 C_1 = 1 0 1 \rightarrow$  error at bit location '5'

⇒ Now, change the bit at location '5'

$$\boxed{0100101} \Rightarrow \text{error corrected.}$$

(35) Examples on hamming code :-

ex:- If Message (m) = 11011, find the final data sent to receiver including parity bit.


⇒ Let p is no. of parity bits

then,

$$2^p \geq (5+p)+1 \Rightarrow 2^p \geq 6+p$$

so,

$$\boxed{P_{\min} = 4}$$



Spiral  $P_1 = P_1 \oplus P_3 \oplus P_5 \oplus P_7$   $P_1 = 1 \oplus 3 \oplus 5 \oplus 7 \oplus 9$   
 $\Rightarrow P_1 = 0$

take 4, skip 7, start from 4  
Date.....

start from 2, skip 2, start from 2

$$P_2 = 2 \oplus 3 \oplus 6 \oplus 7$$

$$\Rightarrow P_2 \oplus 1 \oplus 0 \oplus 1$$

$$P_2 = 0$$

$$P_3 = 4 \oplus 5 \oplus 6 \oplus 7$$

$$\Rightarrow P_3 \oplus 1 \oplus 0 \oplus 1$$

$$P_3 = 0$$

$$P_4 = 8 \oplus 9$$

$$P_4 = P_4 \oplus 1 \Rightarrow 0$$

So, data sent to receiver (if no error) = 0010101

if data received is : 0010001 {ie. error at 5th locn.}

$$C_1 = 1 \oplus 3 \oplus 5 \oplus 7 \oplus 9$$

$$0 \oplus 1 \oplus 0 \oplus 1 \oplus 1 = 1$$

$$C_2 = 2 \oplus 3 \oplus 6 \oplus 7$$

$$\Rightarrow 0 \oplus 1 \oplus 0 \oplus 1 \Rightarrow 0$$

$$C_3 = 4 \oplus 5 \oplus 6 \oplus 7$$

$$\Rightarrow 0 \oplus 0 \oplus 0 \oplus 1 = 1$$

$$C_4 = 8 \oplus 9$$

$$\Rightarrow 1 \oplus 1 = 0$$

So,  $\boxed{0101} \Rightarrow$  So error at bit loc<sup>n</sup> 5

(36) floating point conversions:-

(i) Binary to decimal:-

ex:  $1101.01$   
 $\rightarrow 2^{-1} \rightarrow 2^{-2}$   
 $\Rightarrow (13.25)$

(ii) decimal to binary:-

ex:  $13.625$   
 $\Rightarrow 0.625 \times 2 = 1.250$   
 $\Rightarrow 1.250 \times 2 \Rightarrow 1$   
 $\Rightarrow 0.50 \times 2 \Rightarrow 0$   
 $\Rightarrow 1.00 \Rightarrow 1$   
 $1101.101$

→ But for some decimal no. with Radix point it might not be possible to give exact binary representation.

ex:  $0.623$

$\Rightarrow 0.10011...$

Not a fixed representation


$0.623 \times 2 = 1.246$   
 $1 \leftarrow 1.246$   
 $0.246$   
 $0 \leftarrow 0.492$   
 $0.492$   
 $0 \leftarrow 0.984$   
 $0.984$   
 $1 \leftarrow 1.968$   
 $0.968$   
 $1 \leftarrow 1.936$   
 $0.936$

→ Real nos. can't be saved in a memory (fixed length) because they don't have fixed length. ex:-  
 (total real nos. b/w)  
 $0 \leq 1 = \infty$

Thus close approximation is stored in the memory.

(37) floating point representation - 1 :-


→ ~~for~~ A floating point no. is represented by using 3 fields →



ex:- Represent 100.1 in using floating point representation.


- ⇒ Step 1 → Move the Radix point to the <sup>left of</sup> most significant 1. { also called ~~explicit normalisation~~ ~~implicit normalisation~~ explicit normalisation }
- Step 2 :- use them multiply the no. by  $2^k$ . where  $k = \text{no. of bits Radix point comes to the left.}$
- Step 3 :- now, fill the fields accordingly.

⇒  $100.1 \Rightarrow 0.1001 \times 2^3$   
 ↓  
 mantissa                      Exponent



ex:- .00101

⇒  $.101 \times 2^{-2}$  {  $2^{-2}$  is multiplied because no. is reduced by moving Radix point to the right }



→ There is one small problem i.e. the exponent is -ve & it becomes difficult to compare -ve nos. so, a biasing is used by adding  $2^{n-1}$  (if Exponent field is n-bit) to make the ~~no.~~ <sup>Exponent</sup> non-negative.

→  $2^{n-1}$  is added because largest -ve no. with n-bits in 2's Compl. is possible is  $(-2^{n-1})$  & thus by adding  $2^{n-1}$  the smallest no. will be '0' to  $2^n$  & largest  $(2^n - 1)$

$$\frac{\downarrow}{(2^{n-1} - 1 + 2^{n-1})}$$

→ Now to convert the no. represented to binary :-

$$(-1)^{\text{sign bit}} * 0.(M) * 2^{(E - \text{bias})}$$

(38) floating point representation :-

ex:- no. given is 100.111


⇒  $0.100111 * 2^3$  { Explicit normalisation  
ie. moving radix point just left  
of most significant '1' }

Min. bits req. to save mantissa part is 6-bits

⇒  $1.00111 * 2^2$  { Implicit normalisation  
ie. moving radix point just right  
to most significant '1' }

Normalisation (implicit or explicit) will help to represent a no. uniquely. ex:  $10.001 \Rightarrow 1.0001$  (using normalisation)  
 $0010.001 \Rightarrow 0.0010001$  Date.....

So, using Implicit normalisation same space (ie. 1 bit) in mantissa part can be saved  
 only 9 bit is assigned given



$M(5)$ , only 5 bit assigned for 'M' field  
 $2 + (2^{4-1}) \Rightarrow 10 = E$   
 $M = 00111$

Converting it to binary  $\Rightarrow (-1)^s * 1.M * 2^{E-bias}$   
 not '0' for implicit Normalisation

Normalisation (implicit or explicit) helps to represent a no. uniquely. (otherwise for a no. many representations can be possible)

ex:  $010.001 \Rightarrow 1.0001 \times 2^2$  {using explicit norm}

but  $10.001 = 0010.001$  {adding 0's to MSB will not change the no.}

w/o. Normalisation  $0.0010001 \times 2^4$

Same no. diff. representation

biasing is done to eliminate the chances of Exponent field to be -ve.


→ [By default implicit normalisation is used] ~~xxx~~

Date.....

(39) floating point representation example 1:

(a) Consider a 16-bit reg. of the following format is used to store a floating point no. Mantissa (M) as normalised signed magnitude fraction, Exponent (E) is expressed in ~~Excess-64 form~~ Excess-64 ~~form~~, Base of the system is '2'

(i) How many bits are allocated for fractional mantissa.




Excess-64 ⇒ i.e. ~~E~~ biasing is 64 i.e.  $2^6$

∴ E-field is 7 bits

$K = 7$

∴  $M = 8$

(ii) What is the value of largest no. that can be represented in base 10.



⇒  $(-1)^S \times 1.M \times 2^{E-64}$

⇒ for largest no.  $S=0$  & (M & E) has to as large as possible

$1.1111111 \times 2^{127-63}$

⇒  $(1 + 0.1111111) \times 2^{63}$

$2^{-1} + 2^{-2} + 2^{-3} + \dots + 2^{-8} \Rightarrow \left( \frac{a(1-r^n)}{1-r} \right) = GP \Rightarrow \frac{1}{2} \left( \frac{1 - \frac{1}{2^8}}{1 - \frac{1}{2}} \right)$

$(1 + \frac{1 - \frac{1}{2^8}}{2}) \times 2^{63}$

⇒  $(1 - \frac{1}{2^8})$

Spiral ⇒  $(2^{64} - 2^{55}) \Rightarrow$  largest decimal no.

\*\*\*

- \*\*\*  
→ By increasing <sup>no. of</sup> bits in exponent field the range can be increased (ie. larger no. can be represented)
- \*\*\*  
→ By increasing <sup>no. of</sup> bits in mantissa field the precision can be increased.

(iii) What is the 16-bit pattern for  $(-7.5)_{10}$

⇒  $\ominus$ ve so  $s=1$

S	E(7)	M(8)
1	1000010	11100000

→ 5 0's are padded

7 = 00000111

$$(7.5)_{10} = (1111.1)_2$$

$$(1.111 \times 10^2) \quad \left\{ \text{implicit normalisation} \right\}$$

$$E = 2 + 64 = 66 \Rightarrow \boxed{1000010}$$


$$M = \underline{11100000} \quad \left\{ \begin{array}{l} 5 \text{ 0's are padded to make} \\ \text{it 8-bits} \end{array} \right\}$$

(70) Example - 2 :-

(Q) Consider a 16-bit register of the following format is used to store a floating point no. Mantissa (M) is denoted as normalised signed magnitude fraction, Exponent (E) is expressed in Excess-64 form. base of the system is '2'.

(i) What is the diff. b/w 1<sup>st</sup> smallest <sup>+</sup>ve no. & 2<sup>nd</sup> smallest <sup>+</sup>ve no. =

⇒ All 0's will represent smallest +ve no.



⇒ Even All 0's in Mantissa part will not represent 0 in case of Implicit normalisation

$$(-1)^S \times (1.0M) \times 2^{E-64} \Rightarrow 1.0 \times 2^{-64} = 2^{-64} \Rightarrow \text{Smallest +ve no.}$$

2<sup>nd</sup> smallest +ve no. - put 1 at LSB of Mantissa.

$$(-1)^0 \times (1.000000001) \times 2^{-64} \Rightarrow$$


$$\Rightarrow \text{difference} = (0.000000001) \times 2^{-64} \Rightarrow \boxed{2^{-72}}$$

And, Diff. b/w 1<sup>st</sup> highest & 2<sup>nd</sup> highest no. is:-


$$(1.11111111 \times 2^{63}) - (1.11111110 \times 2^{63})$$

$$\Rightarrow \boxed{2^{55}}$$

⇒ So, it can be said that the representation is dense close to '0' & sparse as we move away from '0'



(ii) What is the pattern which denotes the value  $(-16.125)_{10}$



$$-(1000.001)_2 \Rightarrow 1.0000001 \times 2^4$$

$$E = 64 + 4 = 68 = 1000100$$

$$M = 00000010$$

(42) Intro. to floating point representation:-

→ The floating point nos. are stored in mantissa (M) & Exponent (E) form.

→ Most of the notations represent mantissa as normalised sign magnitude fraction.


→ The normalisation can be explicit or implicit. (default)

→ The exponent is denoted in biased form.

(The biased exponent is an unsigned no., which can represent signed exponent of original no.)

$$\boxed{\text{True exponent} = \text{Biased exponent} - \text{Bias}}$$

→ The floating no. is stored in the following way,



→ If E field is k-bits then Bias is  $2^{(k-1)}$

biased exponent will be  $\{0 \text{ to } 2^{(k)} - 1\}$   
 Unsigned =

(43) Introduction to IEEE standards:-

In 1985 :- Single, double precision } → 9n gate

In 2008 :- Half, Quadruple precision

# 1985 standard:-

→ The base of the system is 2

→ Two kinds of precision. Single → 32-bits, double → 64-bits


→ The floating point no. can be represented as.

(a) Implicit normalised form ⇒ (1. mantissa)

(b) fractional form ⇒ { 0.011, 0.110 ... }

→ Certain Mantissa & exponent Comb<sup>n</sup> does not represent any no. (NOT a no. → NAN)

(44) single - precision:-



{ Excess - 127 }  
 Not 128 because all 1's are used for representing ±∞

# some special nos:-

	S(1)	E(8)	M(23)	Value
(1)	0 or 1	000...0 (E=0)	00...0 (M=0)	±0
(2)	0 or 1	1111...1 (E=255)	(000...0) M=0	±∞
(3)	0 or 1	(1 ≤ E ≤ 254)	M = xx...x	Implicit-normalised form
(4)	0 or 1	E = 0	M ≠ 0	fractional form
(5)	0 or 1	E = 255	M ≠ 0	NAN


Spiral

(-U)(0.M) \* 2<sup>-126</sup>  
 (NOT A NO.)

# When  $E=0$ , it's either  $\pm 0$  or represents  $\pm 0$  or a fractional form (depending on mantissa)

# When  $E=255$ , it's either represents  $\pm \infty$  or a NAN (ie. Not a no.) { depending on mantissa }

(45) Double precision:-



$$\text{EXCESS} = \text{204} \text{ } 1023$$

S (1)	E (11)	M (52)	value.
(0 or 1)	$E=0 \{00-0\}$	$M=0 \{00-0\}$	$\pm 0$
(0 or 1)	$E=2047 \{1111-1\}$	$M=0 \{00-0\}$	$\pm \infty$
(0 or 1)	$1 \leq E \leq 2046$	$M = xxx-x$	Implicit normalised form: $(-1)^S \times (0.M) \times 2^{E-1023}$
(0 or 1)	$E=0 \{00-0\}$	$M \neq 0$	fractional form $(-1)^S (0.M) \times 2^{-1022}$
(0 or 1)	$E=2047$	$M \neq 0$	NAN


→ same as single precision, just no. of bits ↑ to 64.

46 → Memorise / derive the table & 1<sup>st</sup> figure out the cases before solving the question.

(48) Example 1 on single precision:-

(Q) Consider the 32-bit reg. which stores floating point nos. in IEEE single precision format.

(i) What is the value of the no., if 32-bits are given below:



⇒ ~~It's~~ not in fractional form because  $E \neq 0$ , it is in implicit normalised form.

$$\Rightarrow (-1)^0 \times (1.1000 \dots 0) \times 2^{(131 - 127)}$$

$$\Rightarrow (1.1100 \dots 0) \times 2^4 \Rightarrow (11100.0)_2 \Rightarrow (28.0)_{10}$$

(ii) What is the value of the no., if 32-bits are 01111111 11000 — 01

⇒  $S = 0$ ;  $E = 255$  {all 1's}  $\Rightarrow$  Not a no. (NaN)  
 $M \neq 0$

(49) Example 1 on double precision:-

(Q) Consider a 64-bit reg. which stores floating point nos. in IEEE double precision format.

(i) What is the value of no., if 64 bits are:-



$\Rightarrow S = 1, E = 1027 \text{ \& } M \neq 0$  {so, it's implicit normalised form}

$(-1)^1 * (1.110110...0) * 2^{1027-1023}$

$\Rightarrow -(1.110110...0) * 2^4 \Rightarrow -(11101.10...)_2$

$\Downarrow$   
 $-(23.5)_{10}$   
 $=$

(50) Example on single & double

(ii) What is the value of no. if 64 bits are.

0111 1111 1111 0000 0000 -

$\Rightarrow S = 0, E = 2047$  (all 1's) &  $M = 0$  (all 0's)

$\Downarrow$   
 (not a  $+\infty$ )  
 $=$

(50) Example on single & double precision:-


(10) Represent the no.  $(117)_{10}$  in IEEE 754 single & double precision format.

$\Rightarrow$  Single precision:-


$S = 0, (1101101001)_{10} = 117$

$(1.11011001) * 2^6$

so,  $E = 7 + 127 = 133$  &  $M = 11011010...0$



Double precision:-



$$E = 6 + 1023$$

$$\Rightarrow 1029$$

(57) gate 2016 on no. of integer:-

(Q) let  $x$  be the no. of distinct 16-bit integers in 2's Compl. representation. let  $y$  be the no. of distinct 16-bit integers represented in sign-magnitude magnitude representation. Then  $x-y$  is         .

$$\Rightarrow x = -2^{15} \text{ to } (2^{15}-1) \Rightarrow \text{one no. more}$$


$$y = -2^{15}-1 \text{ to } 2^{15}-1$$

$$\text{So, } x-y = \underline{\underline{1}}$$

(58) Example on fractional form:-

(Q) what is the range of floating point nos. represented using the fractional form of IEEE 754 single precision method format?

$\Rightarrow$  for fractional form:-



Cond<sup>n</sup>:-  
( $E \neq 0$  &  $M \neq 0$ )

$$x \text{ fractional form} = (-1)^S * (0.M) * 2^{-126}$$

→ m can't be 8'

→ Only 'm' can be changed; every thing else is fixed &  $S=0$  or 1

Smallest +ve fractional form no.:-

$$(0.000...1) * 2^{-126} \Rightarrow 2^{-149}$$

Largest +ve fractional no.:-

$$(0.111...1) * 2^{-126}$$

$$\left(1 - \frac{1}{2^{23}}\right) * 2^{-126} \Rightarrow 2^{-126} - 2^{-149}$$

$$\text{+ve range is } \Rightarrow (2^{-149}) \text{ to } (2^{-126} - 2^{-149})$$

$$\text{-ve range is } \Rightarrow (-2^{-149} \text{ to } -(2^{-126} - 2^{-149}))$$

(59) Example on fractional & implicit form:-

(Q) what is the value of A-B? where A is smallest number representing implicit normalised form, B is largest no. representable using fractional form. {A & B +ve nos. & use single precision format}

$$\Rightarrow A = (-1)^S * (1.000...0) * 2^{-127} \Rightarrow 2^{-126}$$

S	E	M
0	000...1	0000000

(min.) {implicit}

$$B = (-1)^S * (0.111...1) * 2^{-126}$$

0	00...0	1111...1
---	--------	----------

(max.) {fractional}

$$\Rightarrow \left(1 - \frac{1}{2^{23}}\right) * 2^{-126}$$

$$\Rightarrow A - B = 2^{-126} \left(1 - 1 + \frac{1}{2^{23}}\right) \Rightarrow 2^{-149}$$

(52) Binary multiplication (partial sum method)

same as done on pen and paper

ex:- (5) 0101 (multiplicand)

(6) 0110 (multiplier)

```

      0000
    0101
   0101
  0000
-----
001110

```

} ⇒ (partial sum method) =

⇒ In worst case no. of bit req. to store the result of two n-bit multiplication is ~~2n~~ (2n)

→ In this method the no. of add<sup>n</sup> req<sup>s</sup> = no. of 1's in multiplier  
\* No. of shifts = no. of bits in multiplier.

⇒ This can be reduced by using booth's algo.

(53) Idea behind Booth's Algo:-

→ The main idea of booth's algo is that the diff. b/w value of a no. containing run of 1's is the diff. of two nos. (which are power of 2).

ex:-  $2^5 - 2^1 = 30$   
 $011110$

ex:-  $2^3 - 2^1 = 6$   
 $0110$

# Now, suppose a multiplicand (M) is multiplied by a no. 011110 (multiplier) then

$M \times 011110 \Rightarrow$  By partial sum method  
no. of shift = 6 & Add<sup>n</sup> = 4

But, using booth's algo:-

$$M \times 011110 \Rightarrow M \times (2^5 - 2^1)$$

$$\Rightarrow 2^5 \times M + 2^1 \times (-M)$$

$\downarrow$  (5 left shifts)       $\downarrow$  (1 left shift)  
 $\downarrow$  (1 add<sup>n</sup>)  
 =

So, 6 shifts & only 1 add<sup>n</sup> are required.

(59) Booth's algo example:-

ex:-  $01011 \rightarrow M$  By using partial sum  $\Rightarrow$  5 shifts &  
 $* 01110 \rightarrow Q$  sum 3 add<sup>n</sup>

$$Q = (2^4 - 2^1)$$

So,  $2^4(M) + 2^1(-M)$  {  $-M = 10101$  {2's Compl.} }

$\downarrow$        $\downarrow$   
 $010110000$        $001010$  (Left shift 1 time)

$010110000$   
 $\downarrow$   
 (4-left shifts for m)

MSB is 1, because no. is -ve

Now

010110000	}	total 5 shifts & 1 add <sup>n</sup> & 1 subtr <sup>n</sup> for (-M)
+ 111101010		
1010011010		


Sign bit extension

159

~~Spiral~~ because discard it's 2's Compl. addition

(56) Booth's algorithm operation flow:-

Date.....



(55) Booth's algorithm:-

ex:-  $M = 01011$  (11)  
 $Q = 01110$  (14)

final result of multiplication will be comb<sup>n</sup> of A & Q  
 $M = 01011$  → stored in reg.

	A	Q	Q-1	Count
initial	00000	01110	0	5
ARS	00000	00111	0	4
	10101			
A-M	10101			
	10101			3
ARS	11010	10011	1	
ARS	11101	01001	1	2
ARS	11110	10100	1	1
	01011			
	00000			
	00100	11010	0	0

10101 → 2's Compl. of m

discarded

because of 2's Compl. add<sup>n</sup>

Result

When :-	Q <sub>0</sub> Q <sub>-1</sub>	
	0 0	→ ARS
	1 1	→ ARS
	1 0	→ A-M
	0 1	→ A+M

(57) Advantages & disadv. of booth's algo:- Date.....


Adv:-

- (i) In general, no. of operations required will be reduced.
  - (ii) It can do signed multiplications.
  - (iii) If -ve nos. are involved it gives better performance.
- ex:-  $1111111111111111 = -5$

Disadv:-

→ When the blocks contains only single ones.

ex:-



xxxx  
every block has one '1'  
& for each block it requires  $\downarrow$  add<sup>n</sup> &  $\downarrow$  sub<sup>n</sup>  
Compared to only one add<sup>n</sup> in partial sum method.